| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsNaClELFStreamer.cpp | 157 bool IsStore = false; in emitInstruction() local 210 bool *IsStore) { in isBasePlusOffsetMemoryAccess()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARC/ |
| H A D | ARCOptAddrMode.cpp | 405 bool IsStore = Ldst->mayStore(); in canHoistLoadStoreTo() local 454 bool IsStore = Ldst.mayStore(); in changeToAddrMode() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/MCA/ |
| H A D | RISCVCustomBehaviour.cpp | 28 unsigned IsStore : 1; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kCollapseMOVEMPass.cpp | 205 bool IsStore = false) { in ProcessMI()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86EncodingOptimization.cpp | 363 bool IsStore = MI.getOperand(0).isReg() && MI.getOperand(1).isReg(); in optimizeMOV() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/ |
| H A D | PPCInstructionSelector.cpp | 156 const bool IsStore = GenericOpc == TargetOpcode::G_STORE; in selectLoadStoreOp() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCVSXSwapRemoval.cpp | 74 unsigned int IsStore : 1; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1462 bool IsStore = MI->mayStore(); in spillVGPRtoAGPR() local 1499 bool IsStore = MI->mayStore(); in buildMUBUFOffsetLoadStore() local 1531 bool IsStore = TII->get(LoadStoreOp).mayStore(); in getFlatScratchSpillOpcode() local 1582 bool IsStore = Desc->mayStore(); in buildSpillLoadStore() local
|
| H A D | AMDGPULegalizerInfo.cpp | 1457 const bool IsStore = Op == G_STORE; in AMDGPULegalizerInfo() local
|
| /freebsd/contrib/llvm-project/clang/lib/Sema/ |
| H A D | SemaRISCV.cpp | 1359 bool IsStore = BuiltinID == RISCV::BI__builtin_riscv_ntl_store; in CheckBuiltinFunctionCall() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | Thumb2SizeReduction.cpp | 461 bool IsStore = Entry.WideOpc == ARM::t2STR_POST; in ReduceLoadStore() local
|
| H A D | ARMLoadStoreOptimizer.cpp | 499 bool IsStore = in UpdateBaseRegUses() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonExpandCondsets.cpp | 829 bool IsLoad = TheI.mayLoad(), IsStore = TheI.mayStore(); in canMoveMemTo() local
|
| H A D | HexagonConstExtenders.cpp | 1135 bool IsStore = MI.mayStore(); in recordExtender() local
|
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/ |
| H A D | CGAtomic.cpp | 1268 bool IsStore = E->getOp() == AtomicExpr::AO__c11_atomic_store || in EmitAtomicExpr() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| H A D | AMDGPUInstPrinter.cpp | 189 bool IsStore = (THType == AMDGPU::CPol::TH_TYPE_STORE); in printTH() local
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/ |
| H A D | TargetTransformInfoImpl.h | 563 virtual bool hasConditionalLoadStoreForType(Type *Ty, bool IsStore) const { in hasConditionalLoadStoreForType()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86TargetTransformInfo.cpp | 5398 bool IsStore = (Instruction::Store == Opcode); in getMaskedMemoryOpCost() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/ |
| H A D | AMDGPUBaseInfo.cpp | 1719 bool IsStore) { in getCombinedCountBitMask()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | SimplifyCFG.cpp | 1792 bool IsStore = false; in isSafeCheapLoadStore() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 3116 bool IsStore = isa<GStore>(I); in select() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 1514 bool IsStore = Opcode == TargetOpcode::G_STORE; in applyCombineIndexedLoadStore() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 1742 bool IsUnitStrided, bool UsePtrVal = false) { in getTgtMemIntrinsic()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 24370 bool IsStore = false; in performNEONPostLDSTCombine() local
|