| /linux/drivers/media/tuners/ |
| H A D | tda18271-maps.c | 19 u8 val; member
190 { .rfmax = 62000, .val = 0x00 },
191 { .rfmax = 84000, .val = 0x01 },
192 { .rfmax = 100000, .val = 0x02 },
193 { .rfmax = 140000, .val = 0x03 },
194 { .rfmax = 170000, .val = 0x04 },
195 { .rfmax = 180000, .val = 0x05 },
196 { .rfmax = 865000, .val = 0x06 },
197 { .rfmax = 0, .val = 0x00 }, /* end */
201 { .rfmax = 61100, .val = 0x74 },
[all …]
|
| /linux/drivers/hwtracing/coresight/ |
| H A D | coresight-etm-cp14.c | 15 int etm_readl_cp14(u32 reg, unsigned int *val) in etm_readl_cp14() argument
19 *val = etm_read(ETMCR); in etm_readl_cp14()
22 *val = etm_read(ETMCCR); in etm_readl_cp14()
25 *val = etm_read(ETMTRIGGER); in etm_readl_cp14()
28 *val = etm_read(ETMSR); in etm_readl_cp14()
31 *val = etm_read(ETMSCR); in etm_readl_cp14()
34 *val = etm_read(ETMTSSCR); in etm_readl_cp14()
37 *val = etm_read(ETMTEEVR); in etm_readl_cp14()
40 *val = etm_read(ETMTECR1); in etm_readl_cp14()
43 *val = etm_read(ETMFFLR); in etm_readl_cp14()
[all …]
|
| /linux/arch/arm/include/asm/hardware/ |
| H A D | cp14.h | 12 #define dbg_write(val, reg) WCP14_##reg(val) argument
14 #define etm_write(val, reg) WCP14_##reg(val) argument
19 u32 val; \
20 asm volatile("mrc p14, "#op1", %0, "#crn", "#crm", "#op2 : "=r" (val)); \
21 val; \
24 #define MCR14(val, op1, crn, crm, op2) \ argument
26 asm volatile("mcr p14, "#op1", %0, "#crn", "#crm", "#op2 : : "r" (val));\
152 #define WCP14_DBGDTRTXint(val) MCR14(val, 0, c0, c5, 0) argument
153 #define WCP14_DBGWFAR(val) MCR14(val, 0, c0, c6, 0) argument
154 #define WCP14_DBGVCR(val) MCR14(val, 0, c0, c7, 0) argument
[all …]
|
| /linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/ |
| H A D | types.h | 133 #define CONF_HAS(config, val) ((config) & (1 << (val))) argument
138 #define CONF_IS(config, val) ((config) == (1 << (val))) argument
139 #define CONF_GE(config, val) ((config) & (0-(1 << (val)))) argument
140 #define CONF_GT(config, val) ((config) & (0-2*(1 << (val)))) argument
141 #define CONF_LT(config, val) ((config) & ((1 << (val))-1)) argument
142 #define CONF_LE(config, val) ((config) & (2*(1 << (val))-1)) argument
146 #define NCONF_HAS(val) CONF_HAS(NCONF, val) argument
148 #define NCONF_IS(val) CONF_IS(NCONF, val) argument
149 #define NCONF_GE(val) CONF_GE(NCONF, val) argument
150 #define NCONF_GT(val) CONF_GT(NCONF, val) argument
[all …]
|
| /linux/arch/loongarch/include/asm/ |
| H A D | kvm_csr.h | 19 : [val] "=r" (__v) \
30 : [val] "+r" (__v) \
41 : [val] "+r" (__v) \
49 #define write_gcsr_crmd(val) gcsr_write(val, LOONGARCH_CSR_CRMD) argument
51 #define write_gcsr_prmd(val) gcsr_write(val, LOONGARCH_CSR_PRMD) argument
53 #define write_gcsr_euen(val) gcsr_write(val, LOONGARCH_CSR_EUEN) argument
55 #define write_gcsr_misc(val) gcsr_write(val, LOONGARCH_CSR_MISC) argument
57 #define write_gcsr_ecfg(val) gcsr_write(val, LOONGARCH_CSR_ECFG) argument
59 #define write_gcsr_estat(val) gcsr_write(val, LOONGARCH_CSR_ESTAT) argument
61 #define write_gcsr_era(val) gcsr_write(val, LOONGARCH_CSR_ERA) argument
[all …]
|
| H A D | percpu.h | 41 unsigned long val, int size) \
50 : [val] "r" (val)); \
56 : [val] "r" (val)); \
63 return ret c_op val; \
71 static __always_inline unsigned long __percpu_xchg(void *ptr, unsigned long val, int size) in __percpu_xchg() argument
76 return __xchg_small((volatile void *)ptr, val, size); in __percpu_xchg()
79 return __xchg_asm("amswap.w", (volatile u32 *)ptr, (u32)val); in __percpu_xchg()
82 return __xchg_asm("amswap.d", (volatile u64 *)ptr, (u64)val); in __percpu_xchg()
114 : [val] "r"(_val), [ptr] "r"(&(_pcp)) \
128 #define _pcp_protect(operation, pcp, val) \ argument
[all …]
|
| /linux/drivers/phy/ |
| H A D | phy-xgene.c | 555 u32 val; in sds_wr() local
565 val = readl(csr_base + indirect_cmd_reg); in sds_wr()
566 } while (!(val & CFG_IND_CMD_DONE_MASK) && in sds_wr()
568 if (!(val & CFG_IND_CMD_DONE_MASK)) in sds_wr()
577 u32 val; in sds_rd() local
585 val = readl(csr_base + indirect_cmd_reg); in sds_rd()
586 } while (!(val & CFG_IND_CMD_DONE_MASK) && in sds_rd()
589 if (!(val & CFG_IND_CMD_DONE_MASK)) in sds_rd()
598 u32 val; in cmu_wr() local
607 SATA_ENET_SDS_IND_RDATA_REG, reg, &val); in cmu_wr()
[all …]
|
| /linux/arch/mips/include/asm/ |
| H A D | mipsregs.h | 1540 #define write_r10k_perf_cntr(counter,val) \ argument
1545 : "r" (val), "i" (counter)); \
1559 #define write_r10k_perf_cntl(counter,val) \ argument
1564 : "r" (val), "i" (counter)); \
1666 #define __write_ulong_c0_register(reg, sel, val) \ argument
1669 __write_32bit_c0_register(reg, sel, val); \
1671 __write_64bit_c0_register(reg, sel, val); \
1725 #define __write_64bit_c0_split(source, sel, val) \ argument
1727 unsigned long long __tmp = (val); \
1812 #define write_c0_index(val) __write_32bit_c0_register($0, 0, val) argument
[all …]
|
| /linux/tools/perf/util/ |
| H A D | expr.y | 40 double val;
76 static bool is_const(double val)
78 return isfinite(val);
84 .val = BOTTOM,
102 result.val = NAN;
104 result.val = source_count
115 result.val = BOTTOM;
131 if (!compute_ids || (is_const(LHS.val) && is_const(RHS.val))) { \
134 if (isnan(LHS.val) || isnan(RHS.val)) { \
135 RESULT.val = NAN; \
[all …]
|
| /linux/drivers/net/phy/ |
| H A D | phy-c45.c | 20 int val; in genphy_c45_baset1_able() local
23 val = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_EXTABLE); in genphy_c45_baset1_able()
24 if (val < 0) in genphy_c45_baset1_able()
27 phydev->pma_extable = val; in genphy_c45_baset1_able()
400 int val; in genphy_c45_aneg_done() local
405 val = phy_read_mmd(phydev, MDIO_MMD_AN, reg); in genphy_c45_aneg_done()
407 return val < 0 ? val : val & MDIO_AN_STAT1_COMPLETE ? 1 : 0; in genphy_c45_aneg_done()
422 int val, devad; in genphy_c45_read_link() local
426 val = phy_read_mmd(phydev, MDIO_MMD_AN, MDIO_CTRL1); in genphy_c45_read_link()
427 if (val < 0) in genphy_c45_read_link()
[all …]
|
| /linux/arch/mips/pci/ |
| H A D | pci-bcm63xx.c | 109 static void bcm63xx_int_cfg_writel(u32 val, u32 reg) in bcm63xx_int_cfg_writel() argument
116 bcm_mpi_writel(val, MPI_PCICFGDATA_REG); in bcm63xx_int_cfg_writel()
123 u32 val; in bcm63xx_reset_pcie() local
132 val = bcm_misc_readl(reg); in bcm63xx_reset_pcie()
133 val |= SERDES_PCIE_EN | SERDES_PCIE_EXD_EN; in bcm63xx_reset_pcie()
134 bcm_misc_writel(val, reg); in bcm63xx_reset_pcie()
152 u32 val; in bcm63xx_register_pcie() local
164 val = bcm_pcie_readl(PCIE_BRIDGE_OPT1_REG); in bcm63xx_register_pcie()
165 val |= OPT1_RD_BE_OPT_EN; in bcm63xx_register_pcie()
166 val |= OPT1_RD_REPLY_BE_FIX_EN; in bcm63xx_register_pcie()
[all …]
|
| /linux/drivers/net/ethernet/chelsio/cxgb4/ |
| H A D | cxgb4_tc_u32_parse.h | 41 int (*val)(struct ch_filter_specification *f, __be32 val, __be32 mask); member
46 __be32 val, __be32 mask) in cxgb4_fill_ipv4_tos() argument
48 f->val.tos = (ntohl(val) >> 16) & 0x000000FF; in cxgb4_fill_ipv4_tos()
55 __be32 val, __be32 mask) in cxgb4_fill_ipv4_frag() argument
60 frag_val = (ntohl(val) >> 13) & 0x00000007; in cxgb4_fill_ipv4_frag()
64 f->val.frag = 1; in cxgb4_fill_ipv4_frag()
67 f->val.frag = 0; in cxgb4_fill_ipv4_frag()
77 __be32 val, __be32 mask) in cxgb4_fill_ipv4_proto() argument
79 f->val.proto = (ntohl(val) >> 16) & 0x000000FF; in cxgb4_fill_ipv4_proto()
86 __be32 val, __be32 mask) in cxgb4_fill_ipv4_src_ip() argument
[all …]
|
| /linux/drivers/net/wireless/ath/ath5k/ |
| H A D | eeprom.c | 43 u16 val; in ath5k_eeprom_bin2freq() local
50 val = (5 * bin) + 4800; in ath5k_eeprom_bin2freq()
52 val = bin > 62 ? (10 * 62) + (5 * (bin - 62)) + 5100 : in ath5k_eeprom_bin2freq()
56 val = bin + 2300; in ath5k_eeprom_bin2freq()
58 val = bin + 2400; in ath5k_eeprom_bin2freq()
61 return val; in ath5k_eeprom_bin2freq()
76 u16 val; in ath5k_eeprom_init_header() local
96 AR5K_EEPROM_READ(AR5K_EEPROM_SIZE_UPPER, val); in ath5k_eeprom_init_header()
97 if (val) { in ath5k_eeprom_init_header()
98 eep_max = (val & AR5K_EEPROM_SIZE_UPPER_MASK) << in ath5k_eeprom_init_header()
[all …]
|
| /linux/drivers/memory/ |
| H A D | renesas-xspi-if-regs.h | 20 #define XSPI_BMCFG_MWRSIZE(val) (((val) & 0xff) << 8) argument
25 #define XSPI_CMCFG0_FFMT(val) (((val) & 0x03) << 0) argument
26 #define XSPI_CMCFG0_ADDSIZE(val) (((val) & 0x03) << 2) argument
30 #define XSPI_CMCFG1_RDCMD(val) (((val) & 0xffff) << 0) argument
31 #define XSPI_CMCFG1_RDCMD_UPPER_BYTE(val) (((val) & 0xff) << 8) argument
32 #define XSPI_CMCFG1_RDLATE(val) (((val) & 0x1f) << 16) argument
36 #define XSPI_CMCFG2_WRCMD(val) (((val) & 0xffff) << 0) argument
37 #define XSPI_CMCFG2_WRCMD_UPPER(val) (((val) & 0xff) << 8) argument
38 #define XSPI_CMCFG2_WRLATE(val) (((val) & 0x1f) << 16) argument
42 #define XSPI_LIOCFG_PRTMD(val) (((val) & 0x3ff) << 0) argument
[all …]
|
| /linux/lib/zstd/common/ |
| H A D | bits.h | 17 MEM_STATIC unsigned ZSTD_countTrailingZeros32_fallback(U32 val) in ZSTD_countTrailingZeros32_fallback() argument
19 assert(val != 0); in ZSTD_countTrailingZeros32_fallback()
25 return DeBruijnBytePos[((U32) ((val & -(S32) val) * 0x077CB531U)) >> 27]; in ZSTD_countTrailingZeros32_fallback()
29 MEM_STATIC unsigned ZSTD_countTrailingZeros32(U32 val) in ZSTD_countTrailingZeros32() argument
31 assert(val != 0); in ZSTD_countTrailingZeros32()
33 return (unsigned)__builtin_ctz(val); in ZSTD_countTrailingZeros32()
35 return ZSTD_countTrailingZeros32_fallback(val); in ZSTD_countTrailingZeros32()
39 MEM_STATIC unsigned ZSTD_countLeadingZeros32_fallback(U32 val) in ZSTD_countLeadingZeros32_fallback() argument
41 assert(val != 0); in ZSTD_countLeadingZeros32_fallback()
47 val |= val >> 1; in ZSTD_countLeadingZeros32_fallback()
[all …]
|
| /linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_fixed.h | 15 u32 val; member
18 #define FP_16_16_MAX ((uint_fixed_16_16_t){ .val = UINT_MAX })
20 static inline bool is_fixed16_zero(uint_fixed_16_16_t val) in is_fixed16_zero() argument
22 return val.val == 0; in is_fixed16_zero()
25 static inline uint_fixed_16_16_t u32_to_fixed16(u32 val) in u32_to_fixed16() argument
27 uint_fixed_16_16_t fp = { .val = val << 16 }; in u32_to_fixed16()
29 WARN_ON(val > U16_MAX); in u32_to_fixed16()
36 return DIV_ROUND_UP(fp.val, 1 << 16); in fixed16_to_u32_round_up()
41 return fp.val >> 16; in fixed16_to_u32()
47 uint_fixed_16_16_t min = { .val = min(min1.val, min2.val) }; in min_fixed16()
[all …]
|
| /linux/drivers/usb/phy/ |
| H A D | phy-tegra-usb.c | 224 u32 val; in set_pts() local
227 val = readl_relaxed(base + TEGRA_USB_HOSTPC1_DEVLC); in set_pts()
228 val &= ~TEGRA_USB_HOSTPC1_DEVLC_PTS(~0); in set_pts()
229 val |= TEGRA_USB_HOSTPC1_DEVLC_PTS(pts_val); in set_pts()
230 writel_relaxed(val, base + TEGRA_USB_HOSTPC1_DEVLC); in set_pts()
232 val = readl_relaxed(base + TEGRA_USB_PORTSC1); in set_pts()
233 val &= ~TEGRA_PORTSC1_RWC_BITS; in set_pts()
234 val &= ~TEGRA_USB_PORTSC1_PTS(~0); in set_pts()
235 val |= TEGRA_USB_PORTSC1_PTS(pts_val); in set_pts()
236 writel_relaxed(val, base + TEGRA_USB_PORTSC1); in set_pts()
[all …]
|
| /linux/arch/powerpc/lib/ |
| H A D | qspinlock.c | 106 static inline int decode_tail_cpu(u32 val) in decode_tail_cpu() argument
108 return (val >> _Q_TAIL_CPU_OFFSET) - 1; in decode_tail_cpu()
111 static inline int get_owner_cpu(u32 val) in get_owner_cpu() argument
113 return (val & _Q_OWNER_CPU_MASK) >> _Q_OWNER_CPU_OFFSET; in get_owner_cpu()
146 : "r" (&lock->val), "r"(tail), "r" (newval), in trylock_clean_tail()
176 : "r" (&lock->val), "r" (tail), "r"(_Q_TAIL_CPU_MASK) in publish_tail_cpu()
192 : "r" (&lock->val), "r" (_Q_MUST_Q_VAL) in set_mustq()
208 : "r" (&lock->val), "r" (_Q_MUST_Q_VAL) in clear_mustq()
230 : "r" (&lock->val), "r"(old), "r" (new) in try_set_sleepy()
236 static __always_inline void seen_sleepy_owner(struct qspinlock *lock, u32 val) in seen_sleepy_owner() argument
[all …]
|
| /linux/drivers/gpu/drm/sprd/ |
| H A D | megacores_pll.c | 127 static void dphy_set_timing_reg(struct regmap *regmap, int type, u8 val[]) in dphy_set_timing_reg() argument
131 regmap_write(regmap, 0x31, val[CLK]); in dphy_set_timing_reg()
132 regmap_write(regmap, 0x41, val[DATA]); in dphy_set_timing_reg()
133 regmap_write(regmap, 0x51, val[DATA]); in dphy_set_timing_reg()
134 regmap_write(regmap, 0x61, val[DATA]); in dphy_set_timing_reg()
135 regmap_write(regmap, 0x71, val[DATA]); in dphy_set_timing_reg()
137 regmap_write(regmap, 0x90, val[CLK]); in dphy_set_timing_reg()
138 regmap_write(regmap, 0xa0, val[DATA]); in dphy_set_timing_reg()
139 regmap_write(regmap, 0xb0, val[DATA]); in dphy_set_timing_reg()
140 regmap_write(regmap, 0xc0, val[DATA]); in dphy_set_timing_reg()
[all …]
|
| /linux/sound/synth/emux/ |
| H A D | emux_nrpn.c | 19 int (*convert)(int val);
41 int type, int val, int mode) in send_converted_effect() argument
46 cval = table[i].convert(val); in send_converted_effect()
86 static int fx_delay(int val);
87 static int fx_attack(int val);
88 static int fx_hold(int val);
89 static int fx_decay(int val);
90 static int fx_the_value(int val);
91 static int fx_twice_value(int val);
92 static int fx_conv_pitch(int val);
[all …]
|
| /linux/sound/soc/hisilicon/ |
| H A D | hi6210-i2s.c | 80 static inline void hi6210_write_reg(struct hi6210_i2s *i2s, int reg, u32 val) in hi6210_write_reg() argument
82 writel(val, i2s->base + reg); in hi6210_write_reg()
95 u32 val; in hi6210_i2s_startup() local
98 regmap_read(i2s->sysctrl, SC_PERIPH_RSTSTAT2, &val); in hi6210_i2s_startup()
99 if (val & BIT(4)) in hi6210_i2s_startup()
126 val = hi6210_read_reg(i2s, HII2S_CODEC_IRQ_MASK); in hi6210_i2s_startup()
127 val |= 0x3f; in hi6210_i2s_startup()
128 hi6210_write_reg(i2s, HII2S_CODEC_IRQ_MASK, val); in hi6210_i2s_startup()
132 val = hi6210_read_reg(i2s, HII2S_APB_AFIFO_CFG_1); in hi6210_i2s_startup()
133 val |= (BIT(5) | BIT(4)); in hi6210_i2s_startup()
[all …]
|
| /linux/arch/s390/include/asm/ |
| H A D | atomic_ops.h | 17 int val; in __atomic_read() local
21 : [val] "=d" (val) : [ptr] "R" (*ptr)); in __atomic_read()
22 return val; in __atomic_read()
25 static __always_inline void __atomic_set(int *ptr, int val) in __atomic_set() argument
27 if (__builtin_constant_p(val) && val >= S16_MIN && val <= S16_MAX) { in __atomic_set()
30 : [ptr] "=Q" (*ptr) : [val] "K" (val)); in __atomic_set()
34 : [ptr] "=R" (*ptr) : [val] "d" (val)); in __atomic_set()
40 long val; in __atomic64_read() local
44 : [val] "=d" (val) : [ptr] "RT" (*ptr)); in __atomic64_read()
45 return val; in __atomic64_read()
[all …]
|
| /linux/include/sound/ |
| H A D | emu8000_reg.h | 108 #define EMU8000_CPF_WRITE(emu, chan, val) \ argument
109 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(0, (chan)), (val))
110 #define EMU8000_PTRX_WRITE(emu, chan, val) \ argument
111 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(1, (chan)), (val))
112 #define EMU8000_CVCF_WRITE(emu, chan, val) \ argument
113 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(2, (chan)), (val))
114 #define EMU8000_VTFT_WRITE(emu, chan, val) \ argument
115 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(3, (chan)), (val))
116 #define EMU8000_PSST_WRITE(emu, chan, val) \ argument
117 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(6, (chan)), (val))
[all …]
|
| /linux/drivers/phy/socionext/ |
| H A D | phy-uniphier-ahci.c | 76 u32 val; in uniphier_ahciphy_pro4_init() local
79 val = readl(priv->base + CKCTRL0); in uniphier_ahciphy_pro4_init()
80 val &= ~CKCTRL0_NCY_MASK; in uniphier_ahciphy_pro4_init()
81 val |= FIELD_PREP(CKCTRL0_NCY_MASK, 0x6); in uniphier_ahciphy_pro4_init()
82 val &= ~CKCTRL0_NCY5_MASK; in uniphier_ahciphy_pro4_init()
83 val |= FIELD_PREP(CKCTRL0_NCY5_MASK, 0x2); in uniphier_ahciphy_pro4_init()
84 val &= ~CKCTRL0_PRESCALE_MASK; in uniphier_ahciphy_pro4_init()
85 val |= FIELD_PREP(CKCTRL0_PRESCALE_MASK, 0x1); in uniphier_ahciphy_pro4_init()
86 writel(val, priv->base + CKCTRL0); in uniphier_ahciphy_pro4_init()
89 val = readl(priv->base + CKCTRL1); in uniphier_ahciphy_pro4_init()
[all …]
|
| /linux/drivers/spi/ |
| H A D | spi-armada-3700.c | 128 u32 val; in a3700_spi_auto_cs_unset() local
130 val = spireg_read(a3700_spi, A3700_SPI_IF_CFG_REG); in a3700_spi_auto_cs_unset()
131 val &= ~A3700_SPI_AUTO_CS; in a3700_spi_auto_cs_unset()
132 spireg_write(a3700_spi, A3700_SPI_IF_CFG_REG, val); in a3700_spi_auto_cs_unset()
137 u32 val; in a3700_spi_activate_cs() local
139 val = spireg_read(a3700_spi, A3700_SPI_IF_CTRL_REG); in a3700_spi_activate_cs()
140 val |= (A3700_SPI_EN << cs); in a3700_spi_activate_cs()
141 spireg_write(a3700_spi, A3700_SPI_IF_CTRL_REG, val); in a3700_spi_activate_cs()
147 u32 val; in a3700_spi_deactivate_cs() local
149 val = spireg_read(a3700_spi, A3700_SPI_IF_CTRL_REG); in a3700_spi_deactivate_cs()
[all …]
|