Home
last modified time | relevance | path

Searched refs:ttepa (Results 1 – 3 of 3) sorted by relevance

/titanic_50/usr/src/uts/sun4u/vm/
H A Dmach_sfmmu.h281 #define TTE_SET_REF_ML(tte, ttepa, tsbarea, tmp1, tmp2, label) \ argument
294 stxa %g0, [ttepa]ASI_DC_INVAL; /* flush line from dcache */ \
298 and ttepa, tmp1, tmp1; \
307 casxa [ttepa]ASI_MEM, tte, tmp1; /* update ref bit */ \
310 ldxa [ttepa]ASI_MEM, tte; /* MMU_READTTE through pa */ \
330 #define TTE_SET_REFMOD_ML(tte, ttepa, tsbarea, tmp1, tmp2, label, \ argument
347 stxa %g0, [ttepa]ASI_DC_INVAL; /* flush line from dcache */ \
351 and ttepa, tmp1, tmp1; \
360 casxa [ttepa]ASI_MEM, tte, tmp1; /* update ref/mod bit */ \
363 ldxa [ttepa]ASI_MEM, tte; /* MMU_READTTE through pa */ \
/titanic_50/usr/src/uts/sun4v/vm/
H A Dmach_sfmmu.h326 #define TTE_SET_REF_ML(tte, ttepa, tsbarea, tmp1, tmp2, label) \ argument
335 casxa [ttepa]ASI_MEM, tte, tmp1; /* update ref bit */ \
338 ldxa [ttepa]ASI_MEM, tte; /* MMU_READTTE through pa */ \
358 #define TTE_SET_REFMOD_ML(tte, ttepa, tsbarea, tmp1, tmp2, label, \ argument
370 casxa [ttepa]ASI_MEM, tte, tmp1; /* update ref/mod bit */ \
373 ldxa [ttepa]ASI_MEM, tte; /* MMU_READTTE through pa */ \
/titanic_50/usr/src/uts/sfmmu/ml/
H A Dsfmmu_asm.s242 #define TSB_UPDATE_TL(tsbep, tte, tagtarget, ttepa, tmp1, tmp2, label) \ argument
250 ldxa [ttepa]ASI_MEM, tte ;\
261 #define TSB_UPDATE_TL(tsbep, tte, tagtarget, ttepa, tmp1, tmp2, label) \ argument
269 ldxa [ttepa]ASI_MEM, tte ;\
294 #define TSB_UPDATE_TL_PN(tsbep, tte, tagtarget, ttepa, tmp1, tmp2, label) \ argument
305 ldxa [ttepa]ASI_MEM, tte ;\