Home
last modified time | relevance | path

Searched refs:sag_ch (Results 1 – 3 of 3) sorted by relevance

/titanic_50/usr/src/uts/intel/io/intel_nhm/
H A Dmem_addr.c44 sag_ch_t sag_ch[MAX_CPU_NODES][CHANNELS_PER_MEMORY_CONTROLLER] variable
165 (int64_t)sag_ch[node][channel][rule].soffset) << 16) | in channel_address()
167 if (sag_ch[node][channel][rule].remove8) { in channel_address()
170 if (sag_ch[node][channel][rule].remove7) { in channel_address()
173 if (sag_ch[node][channel][rule].remove6) { in channel_address()
177 if (sag_ch[node][channel][rule].divby3) { in channel_address()
481 if (sag_ch[node][lchannel][i].divby3) { in dimm_to_addr()
486 if (sag_ch[node][lchannel][i].remove6) { in dimm_to_addr()
491 if (sag_ch[node][lchannel][i].remove7) { in dimm_to_addr()
496 if (sag_ch[node][lchannel][i].remove8) { in dimm_to_addr()
[all …]
H A Dmem_addr.h62 extern sag_ch_t sag_ch[MAX_CPU_NODES][CHANNELS_PER_MEMORY_CONTROLLER]
H A Dintel_nhm.h275 typedef struct sag_ch { struct