Home
last modified time | relevance | path

Searched refs:reg_addr_lo (Results 1 – 3 of 3) sorted by relevance

/titanic_50/usr/src/uts/sun4u/sys/
H A Dpmubus.h42 uint32_t reg_addr_lo; member
/titanic_50/usr/src/uts/sun4u/io/
H A Dpmubus.c711 (uint64_t)pmubus_regs[rnumber].reg_addr_lo; in pmubus_map()
879 pmubus_rp->reg_addr_hi, pmubus_rp->reg_addr_lo); in pmubus_ctlops()
/titanic_50/usr/src/uts/sun4u/starcat/io/
H A Ddrmach.c185 uint32_t reg_addr_lo; member
3817 if ((regs[0].reg_addr_lo & 0x700000) == 0x700000) in drmach_pci_new()
3822 if ((regs[0].reg_addr_lo & 0x700000) == 0x700000) in drmach_pci_new()
3834 self->scsr_pa |= (uint64_t)regs[1].reg_addr_lo; in drmach_pci_new()
5171 *p = ((uint64_t)reg.reg_addr_hi << 32) | reg.reg_addr_lo; in drmach_read_reg_addr()
7897 *reg |= (uint64_t)regs[0].reg_addr_lo; in drmach_is_slot1_pause_axq()
8010 leaf_offset = regs[0].reg_addr_lo & 0x7fffff; in drmach_find_slot1_io()
8012 pci_csr_pa |= (uint64_t)regs[0].reg_addr_lo; in drmach_find_slot1_io()
8014 schizo_csr_pa |= (uint64_t)regs[1].reg_addr_lo; in drmach_find_slot1_io()