Home
last modified time | relevance | path

Searched refs:param_anar_100T4 (Results 1 – 4 of 4) sorted by relevance

/titanic_50/usr/src/uts/sun/io/eri/
H A Deri.c3873 param_anar_100T4 = 0; in eri_init_xfer_params()
3908 param_anar_100T4 = ddi_prop_get_int(DDI_DEV_T_ANY, dip, 0, in eri_init_xfer_params()
3973 old_100T4 = param_anar_100T4; in eri_process_ndd_ioctl()
3982 param_anar_100T4 = old_100T4 & ~ERI_NOTUSR; in eri_process_ndd_ioctl()
3992 param_anar_100T4 = old_100T4; in eri_process_ndd_ioctl()
4003 param_anar_100T4 = old_100T4; in eri_process_ndd_ioctl()
4023 old_100T4 = param_anar_100T4; in eri_process_ndd_ioctl()
5291 if (param_anar_100T4) in eri_reset_xcvr()
5395 param_anlpar_100T4 = param_anar_100T4; in eri_reset_xcvr()
H A Deri_common.h307 #define param_anar_100T4 (erip->param_arr[9].param_val) macro
/titanic_50/usr/src/uts/common/sys/nxge/
H A Dnxge.h120 param_anar_100T4, enumerator
/titanic_50/usr/src/uts/common/io/nxge/
H A Dnxge_mac.c3984 = param_arr[param_anar_100T4].value = 0; in nxge_tn1010_xcvr_init()
4867 param_arr[param_anar_100T4].value &= bmsr.bits.link_100T4; in nxge_mii_xcvr_init()
4891 statsp->mac_stats.adv_cap_100T4 = param_arr[param_anar_100T4].value; in nxge_mii_xcvr_init()
4987 anar.bits.cap_100T4 = param_arr[param_anar_100T4].value; in nxge_mii_xcvr_init()
5243 param_arr[param_anar_100T4].value = 0; in nxge_mii_xcvr_fiber_init()
5267 statsp->mac_stats.adv_cap_100T4 = param_arr[param_anar_100T4].value; in nxge_mii_xcvr_fiber_init()