| /titanic_50/usr/src/lib/pam_modules/list/ |
| H A D | list.c | 49 string_mode_type(pam_list_mode_t op_mode, boolean_t allow) in string_mode_type() argument
51 return ((op_mode == LIST_COMPAT_MODE) ? "compat" : in string_mode_type()
84 pam_list_mode_t op_mode = LIST_PLUS_CHECK; in pam_sm_acct_mgmt() local
103 if (op_mode == LIST_PLUS_CHECK) { in pam_sm_acct_mgmt()
104 op_mode = LIST_COMPAT_MODE; in pam_sm_acct_mgmt()
107 string_mode_type(op_mode, allow)); in pam_sm_acct_mgmt()
112 if (op_mode == LIST_PLUS_CHECK) { in pam_sm_acct_mgmt()
116 op_mode = LIST_EXTERNAL_FILE; in pam_sm_acct_mgmt()
120 string_mode_type(op_mode, allow)); in pam_sm_acct_mgmt()
125 if (op_mode == LIST_PLUS_CHECK) { in pam_sm_acct_mgmt()
[all …]
|
| /titanic_50/usr/src/uts/common/io/hxge/ |
| H A D | hpi_txdma.c | 167 hpi_txdma_control_status(hpi_handle_t handle, io_op_t op_mode, uint8_t channel, in hpi_txdma_control_status() argument
179 switch (op_mode) { in hpi_txdma_control_status()
197 " Invalid Input: control <0x%x>", op_mode)); in hpi_txdma_control_status()
205 hpi_txdma_event_mask(hpi_handle_t handle, io_op_t op_mode, uint8_t channel, in hpi_txdma_event_mask() argument
217 switch (op_mode) { in hpi_txdma_event_mask()
235 op_mode)); in hpi_txdma_event_mask()
243 hpi_txdma_ring_config(hpi_handle_t handle, io_op_t op_mode, in hpi_txdma_ring_config() argument
254 switch (op_mode) { in hpi_txdma_ring_config()
266 " Invalid Input: ring_config <0x%x>", op_mode)); in hpi_txdma_ring_config()
274 hpi_txdma_mbox_config(hpi_handle_t handle, io_op_t op_mode, in hpi_txdma_mbox_config() argument
[all …]
|
| H A D | hpi_txdma.h | 114 hpi_status_t hpi_txdma_control_status(hpi_handle_t handle, io_op_t op_mode,
117 hpi_status_t hpi_txdma_event_mask(hpi_handle_t handle, io_op_t op_mode,
120 hpi_status_t hpi_txdma_ring_config(hpi_handle_t handle, io_op_t op_mode,
122 hpi_status_t hpi_txdma_mbox_config(hpi_handle_t handle, io_op_t op_mode,
|
| H A D | hpi_rxdma.c | 544 hpi_rxdma_control_status(hpi_handle_t handle, io_op_t op_mode, uint8_t channel, in hpi_rxdma_control_status() argument
556 switch (op_mode) { in hpi_rxdma_control_status()
573 "hpi_rxdma_control_status", "control", op_mode)); in hpi_rxdma_control_status()
585 hpi_rxdma_event_mask(hpi_handle_t handle, io_op_t op_mode, uint8_t channel, in hpi_rxdma_event_mask() argument
597 switch (op_mode) { in hpi_rxdma_event_mask()
614 "hpi_rxdma_event_mask", "eventmask", op_mode)); in hpi_rxdma_event_mask()
|
| H A D | hpi_rxdma.h | 189 hpi_status_t hpi_rxdma_control_status(hpi_handle_t handle, io_op_t op_mode,
191 hpi_status_t hpi_rxdma_event_mask(hpi_handle_t handle, io_op_t op_mode,
|
| /titanic_50/usr/src/uts/common/io/nxge/npi/ |
| H A D | npi_txdma.c | 508 npi_txdma_log_page_config(npi_handle_t handle, io_op_t op_mode, in npi_txdma_log_page_config() argument
524 switch (op_mode) { in npi_txdma_log_page_config()
579 if (op_mode == OP_CLEAR) { in npi_txdma_log_page_config()
638 op_mode)); in npi_txdma_log_page_config()
668 npi_txdma_log_page_vld_config(npi_handle_t handle, io_op_t op_mode, in npi_txdma_log_page_vld_config() argument
683 switch (op_mode) { in npi_txdma_log_page_vld_config()
710 op_mode)); in npi_txdma_log_page_vld_config()
1036 npi_txdma_control_status(npi_handle_t handle, io_op_t op_mode, in npi_txdma_control_status() argument
1051 switch (op_mode) { in npi_txdma_control_status()
1070 op_mode)); in npi_txdma_control_status()
[all …]
|
| H A D | npi_txc.c | 267 npi_txc_dma_max_burst(npi_handle_t handle, io_op_t op_mode, uint8_t channel, in npi_txc_dma_max_burst() argument
281 switch (op_mode) { in npi_txc_dma_max_burst()
297 op_mode)); in npi_txc_dma_max_burst()
392 npi_txc_control(npi_handle_t handle, io_op_t op_mode, in npi_txc_control() argument
395 switch (op_mode) { in npi_txc_control()
409 op_mode)); in npi_txc_control()
410 return (NPI_FAILURE | NPI_TXC_OPCODE_INVALID(op_mode)); in npi_txc_control()
|
| H A D | npi_rxdma.c | 2172 npi_rxdma_control_status(npi_handle_t handle, io_op_t op_mode, in npi_rxdma_control_status() argument
2186 switch (op_mode) { in npi_rxdma_control_status()
2207 "control", op_mode)); in npi_rxdma_control_status()
2234 npi_rxdma_event_mask(npi_handle_t handle, io_op_t op_mode, in npi_rxdma_event_mask() argument
2248 switch (op_mode) { in npi_rxdma_event_mask()
2269 "eventmask", op_mode)); in npi_rxdma_event_mask()
2297 npi_rxdma_event_mask_config(npi_handle_t handle, io_op_t op_mode, in npi_rxdma_event_mask_config() argument
2312 switch (op_mode) { in npi_rxdma_event_mask_config()
2336 "eventmask", op_mode)); in npi_rxdma_event_mask_config()
|
| H A D | npi_fflp.c | 2922 npi_fflp_event_mask_config(npi_handle_t handle, io_op_t op_mode, in npi_fflp_event_mask_config() argument
2928 switch (op_mode) { in npi_fflp_event_mask_config()
2953 " eventmask <0x%x>", op_mode)); in npi_fflp_event_mask_config()
|
| /titanic_50/usr/src/cmd/dladm/ |
| H A D | dladm.c | 8549 } op_mode = bridgeMode; in do_show_bridge() local
8592 if (op_mode != bridgeMode && op_mode != fwdMode) in do_show_bridge()
8594 op_mode = fwdMode; in do_show_bridge()
8603 if (op_mode != bridgeMode && op_mode != linkMode) in do_show_bridge()
8605 op_mode = linkMode; in do_show_bridge()
8621 if (op_mode != bridgeMode && op_mode != trillMode) in do_show_bridge()
8623 op_mode = trillMode; in do_show_bridge()
8634 if ((op_mode == fwdMode || op_mode == trillMode) && brstate.show_stats) in do_show_bridge()
8660 } else if (op_mode != bridgeMode) { in do_show_bridge()
8669 switch (op_mode) { in do_show_bridge()
[all …]
|