Home
last modified time | relevance | path

Searched refs:nxge_regp (Results 1 – 5 of 5) sorted by relevance

/titanic_50/usr/src/uts/common/io/nxge/
H A Dnxge_hio_guest.c81 rv = ddi_regs_map_setup(nxge->dip, 0, (caddr_t *)&regs->nxge_regp, 0, 0, in nxge_guest_regs_map()
90 nxge->npi_handle.regp = (npi_reg_ptr_t)regs->nxge_regp; in nxge_guest_regs_map()
98 nxge->npi_reg_handle.regp = (npi_reg_ptr_t)regs->nxge_regp; in nxge_guest_regs_map()
106 nxge->npi_vreg_handle.regp = (npi_reg_ptr_t)regs->nxge_regp; in nxge_guest_regs_map()
112 regs->nxge_vir_regp = regs->nxge_regp; in nxge_guest_regs_map()
H A Dnxge_main.c1305 (caddr_t *)&(dev_regs->nxge_regp), 0, 0, in nxge_map_regs()
1349 NPI_ADD_HANDLE_SET(nxgep, (npi_reg_ptr_t)dev_regs->nxge_regp); in nxge_map_regs()
1353 (npi_reg_ptr_t)dev_regs->nxge_regp); in nxge_map_regs()
1371 (caddr_t *)&(dev_regs->nxge_regp), 0, 0, in nxge_map_regs()
1409 NPI_ADD_HANDLE_SET(nxgep, (npi_reg_ptr_t)dev_regs->nxge_regp); in nxge_map_regs()
1413 (npi_reg_ptr_t)dev_regs->nxge_regp); in nxge_map_regs()
1427 " handle 0x%0llx", dev_regs->nxge_regp, dev_regs->nxge_regh)); in nxge_map_regs()
1974 dev_ptr = (char *)nxgep->dev_regs->nxge_regp; in nxge_test_map_regs()
H A Dnxge_hw.c927 nxgep->dev_regs->nxge_regp, *(uint32_t *)mp->b_rptr); in nxge_get32()
946 reg = (uint8_t *)(nxgep->dev_regs->nxge_regp) + buf[0]; in nxge_put32()
H A Dnxge_ndd.c2351 (void *)nxgep->dev_regs->nxge_regp, in nxge_param_dump_ptrs()
2362 base = (uint64_t)(uint32_t)nxgep->dev_regs->nxge_regp; in nxge_param_dump_ptrs()
2364 base = (uint64_t)nxgep->dev_regs->nxge_regp; in nxge_param_dump_ptrs()
/titanic_50/usr/src/uts/common/sys/nxge/
H A Dnxge_impl.h721 void *nxge_regp; /* mapped device registers */ member