Home
last modified time | relevance | path

Searched refs:mailbox_out (Results 1 – 5 of 5) sorted by relevance

/titanic_50/usr/src/uts/common/io/fibre-channel/fca/qlc/
H A Dql_isr.c206 mbx = RD16_IO_REG(ha, mailbox_out[23]); in ql_isr_aif()
279 mbx = RD16_IO_REG(ha, mailbox_out[0]); in ql_isr_aif()
694 mailbox_out[cnt]); in ql_mbx_completion()
758 handle = SHORT_TO_LONG(RD16_IO_REG(ha, mailbox_out[1]), in ql_async_event()
759 RD16_IO_REG(ha, mailbox_out[2])); in ql_async_event()
769 RD16_IO_REG(ha, mailbox_out[2])); in ql_async_event()
776 RD16_IO_REG(ha, mailbox_out[1]), in ql_async_event()
777 RD16_IO_REG(ha, mailbox_out[2])) : in ql_async_event()
778 SHORT_TO_LONG(MSW(mbx), RD16_IO_REG(ha, mailbox_out[2])); in ql_async_event()
843 RD16_IO_REG(ha, mailbox_out[1]), in ql_async_event()
[all …]
H A Dql_init.c2209 RD16_IO_REG(ha, mailbox_out[7]) == 4) { in ql_chip_diag()
2220 mr.mb[1] = RD16_IO_REG(ha, mailbox_out[1]); in ql_chip_diag()
2221 mr.mb[2] = RD16_IO_REG(ha, mailbox_out[2]); in ql_chip_diag()
2222 mr.mb[3] = RD16_IO_REG(ha, mailbox_out[3]); in ql_chip_diag()
2238 RD16_IO_REG(ha, mailbox_out[4]); in ql_chip_diag()
2240 RD16_IO_REG(ha, mailbox_out[5]); in ql_chip_diag()
2242 RD16_IO_REG(ha, mailbox_out[6]); in ql_chip_diag()
2244 RD16_IO_REG(ha, mailbox_out[7]); in ql_chip_diag()
3650 if (RD16_IO_REG(ha, mailbox_out[0]) != MBS_BUSY) { in ql_reset_chip()
3742 if (RD16_IO_REG(ha, mailbox_out[0]) == 0) { in ql_reset_24xx_chip()
H A Dql_iocb.c1314 index = RD16_IO_REG(ha, mailbox_out[8]); in ql_isp_rcvbuf()
1316 index1 = RD16_IO_REG(ha, mailbox_out[8]); in ql_isp_rcvbuf()
H A Dql_api.c13274 while (RD16_IO_REG(ha, mailbox_out[0]) == MBS_BUSY) { in ql_2200_binary_fw_dump()
13322 mailbox_out[0]); in ql_2200_binary_fw_dump()
13325 mailbox_out[2]); in ql_2200_binary_fw_dump()
13487 while (RD16_IO_REG(ha, mailbox_out[0]) == MBS_BUSY) { in ql_2300_binary_fw_dump()
15082 mailbox_out[2]), in ql_read_risc_ram()
15084 mailbox_out[3])); in ql_read_risc_ram()
15088 mailbox_out[2]); in ql_read_risc_ram()
15093 rval = RD16_IO_REG(ha, mailbox_out[0]); in ql_read_risc_ram()
/titanic_50/usr/src/uts/common/sys/fibre-channel/fca/qlc/
H A Dql_api.h475 uint16_t mailbox_out[MAX_MBOX_COUNT]; /* Mailbox registers */ member