Home
last modified time | relevance | path

Searched refs:lane (Results 1 – 7 of 7) sorted by relevance

/titanic_50/usr/src/uts/common/io/bnxe/577xx/common/
H A Dbnxe_clc.c3514 u8 lane = 0; in elink_get_warpcore_lane() local
3546 lane = (port<<1) + path; in elink_get_warpcore_lane()
3561 lane = path << 1 ; in elink_get_warpcore_lane()
3564 return lane; in elink_get_warpcore_lane()
3835 u8 lane = elink_get_warpcore_lane(phy, params); in elink_ext_phy_update_adv_fc() local
3842 lane; in elink_ext_phy_update_adv_fc()
4019 u16 lane = elink_get_warpcore_lane(phy, params); in elink_warpcore_restart_AN_KR() local
4021 MDIO_AER_BLOCK_AER_REG, lane); in elink_warpcore_restart_AN_KR()
4032 u16 lane, i, cl72_ctrl, an_adv = 0, val; in elink_warpcore_enable_AN_KR() local
4085 lane = elink_get_warpcore_lane(phy, params); in elink_warpcore_enable_AN_KR()
[all …]
/titanic_50/usr/src/uts/sun4v/sys/
H A Dvsw_ldc.h292 typedef struct lane { struct
/titanic_50/usr/src/cmd/fm/eversholt/files/sparc/sun4v/
H A Dzambezi.esc242 event ereport.asic.zambezi.lfu.lane-failure-slf@interconnect
244 event ereport.asic.zambezi.lfu.lane-failure-mlf@interconnect
455 ereport.asic.zambezi.lfu.lane-failure-slf@interconnect;
463 ereport.asic.zambezi.lfu.lane-failure-slf@interconnect
472 ereport.asic.zambezi.lfu.lane-failure-mlf@interconnect
496 ereport.asic.zambezi.lfu.lane-failure-mlf@interconnect,
/titanic_50/usr/src/cmd/fm/dicts/
H A DSUN4V.po643 … interconnect between a memory DIMM module and\nits memory controller. A lane failover has taken …
851 msgstr "A CPU chip's Link Framing Unit has stopped using a bad lane.\n Refer to %s for more inform…
883 msgstr "A CPU chip's Link Framing Unit has encountered an unrecoverable lane failure.\n Refer to %…
963 msgstr "An ultraSPARC-T2plus Coherency Interconnect has detected a single-lane\nfailure communicati…
1347 …n the interconnect between two CPU chips.\nWhile no data has been lost, a lane failover has taken …
1349 msgstr "The hardware has automatically reconfigured the link to isolate the\nfailing lane, and succ…
1395 …memory buffer and\nits memory controller. While no data has been lost, a lane failover\nhas taken…
1397 msgstr "The hardware has automatically reconfigured the link to isolate the\nfailing lane, and succ…
/titanic_50/usr/src/data/hwdata/
H A Dpci.ids8248 8505 PEX 8505 5-lane, 5-port PCI Express Switch
8249 8508 PEX 8508 8-lane, 5-port PCI Express Switch
8250 8509 PEX 8509 8-lane, 8-port PCI Express Switch
8251 8512 PEX 8512 12-lane, 5-port PCI Express Switch
8253 8517 PEX 8517 16-lane, 5-port PCI Express Switch
8254 8518 PEX 8518 16-lane, 5-port PCI Express Switch
8255 8524 PEX 8524 24-lane, 6-port PCI Express Switch
8256 8525 PEX 8525 24-lane, 5-port PCI Express Switch
8258 8533 PEX 8533 32-lane, 6-port PCI Express Switch
8259 8547 PEX 8547 48-lane, 3-port PCI Express Switch
[all …]
/titanic_50/usr/src/cmd/look/
H A Dwords13128 lane
/titanic_50/usr/src/cmd/spell/
H A Dlist13126 lane