Home
last modified time | relevance | path

Searched refs:l2_idx_out (Results 1 – 2 of 2) sorted by relevance

/titanic_50/usr/src/uts/sun4u/io/
H A Dpanther_asm.s116 #define PN_ECACHE_FLUSH_LINE(physaddr, l2_idx_out, l3_idx_out, scr3, scr4) \ argument
117 set PN_L3_SET_SIZE, l2_idx_out; \
118 sub l2_idx_out, 1, l2_idx_out; \
119 and physaddr, l2_idx_out, l3_idx_out; \
120 set PN_L3_IDX_DISP_FLUSH, l2_idx_out; \
121 or l2_idx_out, l3_idx_out, l3_idx_out; \
122 set PN_L2_SET_SIZE, l2_idx_out; \
123 sub l2_idx_out, 1, l2_idx_out; \
124 and physaddr, l2_idx_out, l2_idx_out; \
126 or l2_idx_out, scr3, l2_idx_out; \
[all …]
/titanic_50/usr/src/uts/sun4u/cpu/
H A Dus3_cheetahplus_asm.s137 #define PN_ECACHE_FLUSH_LINE(physaddr, l2_idx_out, l3_idx_out, scr3, scr4) \ argument
138 set PN_L3_SET_SIZE, l2_idx_out; \
139 sub l2_idx_out, 1, l2_idx_out; \
140 and physaddr, l2_idx_out, l3_idx_out; \
141 set PN_L3_IDX_DISP_FLUSH, l2_idx_out; \
142 or l2_idx_out, l3_idx_out, l3_idx_out; \
143 set PN_L2_SET_SIZE, l2_idx_out; \
144 sub l2_idx_out, 1, l2_idx_out; \
145 and physaddr, l2_idx_out, l2_idx_out; \
147 or l2_idx_out, scr3, l2_idx_out; \
[all …]