| /titanic_50/usr/src/uts/common/io/scsi/adapters/smrt/ |
| H A D | smrt_ciss_simple.c | 25 uint32_t isr = smrt_get32(smrt, CISS_I2O_INTERRUPT_STATUS); in smrt_isr_hw_simple() local
44 if ((isr & CISS_ISR_BIT_SIMPLE_INTR) == 0) { in smrt_isr_hw_simple()
|
| /titanic_50/usr/src/uts/i86pc/io/pcplusmp/ |
| H A D | apic.c | 454 uint_t isr; in apic_picinit() local
471 isr = apic_reg_ops->apic_read(APIC_ISR_REG + (i * 4)); in apic_picinit()
472 if (isr != 0) in apic_picinit()
473 for (j = 0; ((j < 32) && (isr != 0)); j++) in apic_picinit()
474 if (isr & (1 << j)) { in apic_picinit()
477 isr &= ~(1 << j); in apic_picinit()
|
| /titanic_50/usr/src/uts/common/io/sfe/ |
| H A D | sfe.c | 1546 uint32_t isr; in sfe_interrupt() local
1553 isr = INL(dp, ISR); in sfe_interrupt()
1558 if (((isr | isr_bogus) & lp->our_intr_bits) == 0) { in sfe_interrupt()
1566 isr, INTR_BITS, dp->rx_active_head)); in sfe_interrupt()
1574 isr &= lp->our_intr_bits; in sfe_interrupt()
1576 if (isr & (ISR_RXSOVR | ISR_RXORN | ISR_RXIDLE | ISR_RXERR | in sfe_interrupt()
1580 if (isr & (ISR_RXSOVR | ISR_RXORN)) { in sfe_interrupt()
1583 dp->name, isr, INTR_BITS)); in sfe_interrupt()
1588 if (isr & ISR_RXIDLE) { in sfe_interrupt()
1591 dp->name, isr, INTR_BITS)); in sfe_interrupt()
[all …]
|
| /titanic_50/usr/src/grub/grub-0.97/netboot/ |
| H A D | ns83820.c | 658 u32 isr = readl(ns->base + ISR); in ns83820_check_intr() local
659 if(ISR_PHY & isr) in ns83820_check_intr()
661 if(( ISR_RXIDLE | ISR_RXDESC | ISR_RXERR) & isr) in ns83820_check_intr()
727 u32 isr = readl(ns->base + ISR); in ns83820_transmit() local
728 if (ISR_TXIDLE & isr) in ns83820_transmit()
|
| H A D | sis900.h | 24 isr=0x10, /* Interrupt Status Register */ enumerator
|
| H A D | sis900.c | 639 status ^= (inl(isr + ioaddr) & status); in sis900_reset()
|
| /titanic_50/usr/src/uts/common/io/rtw/ |
| H A D | rtw.c | 1906 static void rtw_ring_recycling(rtw_softc_t *rsc, uint16_t isr, uint32_t pri);
2694 rtw_ring_recycling(rtw_softc_t *rsc, uint16_t isr, uint32_t pri) in rtw_ring_recycling() argument
2744 (hstat & RTW_TXSTAT_DRC_MASK), isr, cnt); in rtw_ring_recycling()
2788 uint16_t isr = 0; in rtw_intr() local
2791 isr = RTW_READ16(regs, RTW_ISR); in rtw_intr()
2792 RTW_WRITE16(regs, RTW_ISR, isr); in rtw_intr()
2794 if (isr == 0) { in rtw_intr()
2801 if ((isr & flag) != 0) { \ in rtw_intr()
2806 if ((rtw_dbg_flags & RTW_DEBUG_INTR) != 0 && isr != 0) { in rtw_intr()
2808 RTW_DPRINTF(RTW_DEBUG_INTR, "rtw: reg[ISR] = %x", isr); in rtw_intr()
[all …]
|
| /titanic_50/usr/src/uts/common/io/cpqary3/ |
| H A D | cpqary3_talk2ctlr.c | 56 (ddi_get32(cpqary3p->isr_handle, (uint32_t *)cpqary3p->isr))) in cpqary3_check_simple_ctlr_intr()
81 (uint32_t *)cpqary3p->isr))) { in cpqary3_check_perf_ctlr_intr()
107 (uint32_t *)cpqary3p->isr))) { in cpqary3_check_perf_e200_intr()
|
| H A D | cpqary3.h | 353 uint32_t *isr; member
|
| H A D | cpqary3.c | 948 (caddr_t *)&cpqary3p->isr, (offset_t)I2O_INT_STATUS, map_len, in cpqary3_update_ctlrdetails()
|
| /titanic_50/usr/src/uts/common/io/arn/ |
| H A D | arn_hw.c | 3045 uint32_t isr = 0; in ath9k_hw_getisr() local
3056 isr = REG_READ(ah, AR_ISR); in ath9k_hw_getisr()
3065 if (!isr && !sync_cause) in ath9k_hw_getisr()
3069 isr = REG_READ(ah, AR_ISR); in ath9k_hw_getisr()
3072 if (isr) { in ath9k_hw_getisr()
3073 if (isr & AR_ISR_BCNMISC) { in ath9k_hw_getisr()
3090 isr = REG_READ(ah, AR_ISR_RAC); in ath9k_hw_getisr()
3091 if (isr == 0xffffffff) { in ath9k_hw_getisr()
3096 *masked = isr & ATH9K_INT_COMMON; in ath9k_hw_getisr()
3099 if (isr & (AR_ISR_RXMINTR | AR_ISR_RXINTM)) in ath9k_hw_getisr()
[all …]
|
| /titanic_50/usr/src/uts/i86pc/io/apix/ |
| H A D | apix.c | 561 uint_t isr; in apix_picinit() local
582 isr = apic_reg_ops->apic_read(APIC_ISR_REG + (i * 4)); in apix_picinit()
583 if (isr != 0) in apix_picinit()
584 for (j = 0; ((j < 32) && (isr != 0)); j++) in apix_picinit()
585 if (isr & (1 << j)) { in apix_picinit()
588 isr &= ~(1 << j); in apix_picinit()
|