Home
last modified time | relevance | path

Searched refs:ecache (Results 1 – 5 of 5) sorted by relevance

/titanic_50/usr/src/uts/sun4u/starcat/sys/post/
H A Dscat_const.h195 #define IS_VALID_ECACHE(ecache) \ argument
196 (((ecache) >= 0) && (ecache < ECDIMMS_PER_PORT))
/titanic_50/usr/src/cmd/dcs/sparc/sun4u/
H A Dri_init.c486 int *cpuid, *ecache; in find_cpu_nodes() local
525 if (prop_lookup_int(node, ph, PROP_ECACHE_SIZE, &ecache) == 0 || in find_cpu_nodes()
526 prop_lookup_int(node, ph, PROP_L3_CACHE_SIZE, &ecache) == 0 || in find_cpu_nodes()
527 prop_lookup_int(node, ph, PROP_L2_CACHE_SIZE, &ecache) == 0) { in find_cpu_nodes()
533 ec->ecache_curr = *ecache; in find_cpu_nodes()
842 int speed, ecache; in cpu_rcm_qpass() local
845 &ecache) == 3); in cpu_rcm_qpass()
945 int speed, ecache, rv = 0; in cpu_cm_info() local
948 if (sscanf(cfga->ap_info, CPU_INFO_FMT, &buf, &speed, &ecache) != 3) { in cpu_cm_info()
959 if ((rv = i_cpu_cm_info(cpuid, speed, ecache, ap, rcm)) != 0) { in cpu_cm_info()
[all …]
/titanic_50/usr/src/uts/sun4u/starfire/ml/
H A Ddrmach_asm.s252 ! %o1 = flushaddr for ecache
253 ! %o2 = size to use for ecache flush
254 ! %o3 = ecache linesize
/titanic_50/usr/src/cmd/svr4pkg/pkgserv/
H A Dpkgserv.c193 static umem_cache_t *ecache; variable
327 ecache = umem_cache_create("entry", sizeof (pkgentry_t), in server_main()
630 p = umem_cache_alloc(ecache, UMEM_NOFAIL); in parse_line()
1020 umem_cache_free(ecache, p); in freeentry()
1042 umem_cache_free(ecache, new); in swapentry()
/titanic_50/usr/src/uts/sun4u/cpu/
H A Dspitfire_asm.s833 ! flush entire ecache HB_ECACHE_FLUSH_CNT times
1510 or %o1, %g0, %o2 ! put ecache size in %o2
1633 or %o2, %g0, %o3 ! ecache linesize
1634 or %o1, %g0, %o2 ! ecache size
1636 or %o3, %g0, %o4 ! save ecache linesize
1704 or %o4, %g0, %o2 ! saved ecache linesize
1721 sub %o2, 8, %o2 ! get offset of last double word in ecache line
1723 stxa %g0, [%o0 + %o2]ASI_MEM ! put zeros in the ecache line
1782 or %o1, %g0, %o2 ! put ecache size in %o2
1948 or %o0, %o4, %o4 ! %o4 = ecache addr for tag write
[all …]