Home
last modified time | relevance | path

Searched refs:ctrl_status (Results 1 – 4 of 4) sorted by relevance

/titanic_50/usr/src/uts/common/io/fibre-channel/fca/qlc/
H A Dql_init.c300 WRT16_IO_REG(ha, ctrl_status, 0x20); in ql_pci_sbus_config()
308 WRT16_IO_REG(ha, ctrl_status, 0x0); in ql_pci_sbus_config()
325 if ((RD16_IO_REG(ha, ctrl_status) & ISP_FUNC_NUM_MASK) in ql_pci_sbus_config()
3585 WRT16_IO_REG(ha, ctrl_status, 0x20); in ql_reset_chip()
3596 WRT16_IO_REG(ha, ctrl_status, 0x10); in ql_reset_chip()
3613 WRT16_IO_REG(ha, ctrl_status, 0); in ql_reset_chip()
3636 WRT16_IO_REG(ha, ctrl_status, ISP_RESET); in ql_reset_chip()
3641 if ((RD16_IO_REG(ha, ctrl_status) & ISP_RESET) == 0) { in ql_reset_chip()
3677 WRT16_IO_REG(ha, ctrl_status, 0x30); in ql_reset_chip()
3683 WRT16_IO_REG(ha, ctrl_status, 0); in ql_reset_chip()
[all …]
H A Dql_ioctl.c881 WRT32_IO_REG(ha, ctrl_status, in ql_24xx_load_nvram()
882 RD32_IO_REG(ha, ctrl_status) | ISP_FLASH_ENABLE); in ql_24xx_load_nvram()
883 RD32_IO_REG(ha, ctrl_status); /* PCI Posting. */ in ql_24xx_load_nvram()
909 WRT32_IO_REG(ha, ctrl_status, in ql_24xx_load_nvram()
910 RD32_IO_REG(ha, ctrl_status) & ~ISP_FLASH_ENABLE); in ql_24xx_load_nvram()
911 RD32_IO_REG(ha, ctrl_status); /* PCI Posting. */ in ql_24xx_load_nvram()
H A Dql_api.c2285 WRT32_IO_REG(ha, ctrl_status, ISP_RESET | DMA_SHUTDOWN | in ql_quiesce()
2293 WRT16_IO_REG(ha, ctrl_status, 0); in ql_quiesce()
11056 data = (uint16_t)(RD16_IO_REG(ha, ctrl_status) | in ql_flash_enable()
11058 WRT16_IO_REG(ha, ctrl_status, data); in ql_flash_enable()
11100 data = (uint16_t)(RD16_IO_REG(ha, ctrl_status) & in ql_flash_disable()
11102 WRT16_IO_REG(ha, ctrl_status, data); in ql_flash_disable()
11137 bank_select = (uint16_t)RD16_IO_REG(ha, ctrl_status); in ql_write_flash_byte()
11143 WRT16_IO_REG(ha, ctrl_status, bank_select); in ql_write_flash_byte()
11149 WRT16_IO_REG(ha, ctrl_status, bank_select); in ql_write_flash_byte()
11154 WRT16_IO_REG(ha, ctrl_status, bank_select); in ql_write_flash_byte()
[all …]
/titanic_50/usr/src/uts/common/sys/fibre-channel/fca/qlc/
H A Dql_api.h463 uint16_t ctrl_status; /* Control/Status */ member