Home
last modified time | relevance | path

Searched refs:boxes (Results 1 – 13 of 13) sorted by relevance

/titanic_50/usr/src/uts/intel/io/drm/
H A Dradeon_state.c763 x += dev_priv->sarea_priv->boxes[0].x1; in radeon_clear_box()
764 y += dev_priv->sarea_priv->boxes[0].y1; in radeon_clear_box()
814 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE; in radeon_cp_performance_boxes()
818 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE; in radeon_cp_performance_boxes()
822 if (dev_priv->stats.boxes & RADEON_BOX_FLIP) in radeon_cp_performance_boxes()
826 if (dev_priv->stats.boxes & RADEON_BOX_WAIT_IDLE) in radeon_cp_performance_boxes()
832 if (dev_priv->stats.boxes & RADEON_BOX_TEXTURE_LOAD) in radeon_cp_performance_boxes()
836 if (!(dev_priv->stats.boxes & RADEON_BOX_DMA_IDLE)) in radeon_cp_performance_boxes()
866 drm_clip_rect_t *pbox = sarea_priv->boxes; in radeon_cp_dispatch_clear()
1277 radeon_emit_clip_rect(dev_priv, &sarea_priv->boxes[i]); in radeon_cp_dispatch_clear()
[all …]
H A Dradeon_irq.c146 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE; in radeon_wait_irq()
180 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE; in radeon_driver_vblank_do_wait()
H A Dradeon_io32.h131 uint32_t boxes; member
H A Dradeon_drv.h248 u32 boxes; member
321 drm_clip_rect_t __user *boxes; member
1095 if (!(dev_priv->stats.boxes & RADEON_BOX_DMA_IDLE)) { \
1098 dev_priv->stats.boxes |= RADEON_BOX_DMA_IDLE; \
H A Dradeon_drm.h442 drm_clip_rect_t boxes[RADEON_NR_SAREA_CLIPRECTS]; member
663 drm_clip_rect_t __user *boxes; member
H A Di915_dma.c415 drm_clip_rect_t __user * boxes, in i915_emit_box() argument
422 if (DRM_COPY_FROM_USER_UNCHECKED(&box, &boxes[i], sizeof(box))) { in i915_emit_box()
515 drm_clip_rect_t __user *boxes = batch->cliprects; in i915_dispatch_batchbuffer() local
531 int ret = i915_emit_box(dev, boxes, i, in i915_dispatch_batchbuffer()
H A Dradeon_cp.c870 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE; in radeon_do_pixcache_flush()
895 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE; in radeon_do_wait_for_fifo()
918 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE; in radeon_do_wait_for_idle()
2185 dev_priv->stats.boxes |= RADEON_BOX_WAIT_IDLE; in radeon_wait_ring()
H A Dr300_cmdbuf.c84 (&box, &cmdbuf->boxes[n + i], sizeof (box))) { in r300_emit_cliprects()
H A Di915_gem.c1905 struct drm_clip_rect __user *boxes = (struct drm_clip_rect __user *) in i915_dispatch_gem_execbuffer() local
1929 int ret = i915_emit_box(dev, boxes, i, in i915_dispatch_gem_execbuffer()
H A Di915_drv.h469 struct drm_clip_rect __user *boxes,
/titanic_50/usr/src/grub/grub-0.97/docs/
H A Dtexinfo.tex195 % that mark overfull boxes (in case you have decided
1692 % Set up the default fonts, so we can use them for creating boxes.
3817 % followed by the two boxes we just split, in box0 and box2.
4889 \emergencystretch = 0pt % don't try to avoid overfull boxes
/titanic_50/usr/src/cmd/terminfo/
H A Dtermcap.src385 # console drivers for Intel boxes obey these. Makes the same assumption
392 # Most Intel boxes do not treat "invis" (invisible) text.
397 # console drivers for Intel boxes obey these. Does not assume \E[11m will
1096 # This actually describes the generic SVr4 display driver for Intel boxes.
4517 # boxes or, eventually, to be used in embedded systems - and have been
5379 # Altos made a moderately successful line of UNIX boxes. In 1990 they were
15933 # and Minix were ported to 32-bit Intel boxes, only to be run over by a
17894 # Fortune made a line of 68K-based UNIX boxes that were pretty nifty
18744 # terminal emulators for Intel boxes obey these. They are a proper subset
H A Dterminfo.src395 # console drivers for Intel boxes obey these. Makes the same assumption
405 # Most Intel boxes do not treat "invis" (invisible) text.
412 # console drivers for Intel boxes obey these. Does not assume \E[11m will
1211 # This actually describes the generic SVr4 display driver for Intel boxes.
5155 # boxes or, eventually, to be used in embedded systems - and have been
6096 # Altos made a moderately successful line of UNIX boxes. In 1990 they were
17915 # and Minix were ported to 32-bit Intel boxes, only to be run over by a
20055 # Fortune made a line of 68K-based UNIX boxes that were pretty nifty
20960 # terminal emulators for Intel boxes obey these. They are a proper subset