Home
last modified time | relevance | path

Searched refs:UCS_SEL (Results 1 – 7 of 7) sorted by relevance

/titanic_50/usr/src/uts/intel/ia32/os/
H A Dsendsig.c335 if ((rp->r_cs & 0xffff) != UCS_SEL || in sendsig()
340 rp->r_cs = UCS_SEL; in sendsig()
764 if ((rp->r_cs & 0xffff) != UCS_SEL || in sendsig()
766 rp->r_cs = UCS_SEL; in sendsig()
H A Dsundep.c920 rp->r_cs = UCS_SEL; in setregs()
968 rp->r_cs = UCS_SEL; in setregs()
H A Darchdep.c654 case UCS_SEL: in fix_segreg()
658 case UCS_SEL: in fix_segreg()
734 rp->r_cs = UCS_SEL; in setgregs()
/titanic_50/usr/src/uts/i86pc/os/
H A Dmp_startup.c183 ASSERT(UCS_SEL == U32CS_SEL + 16); in init_cpu_syscall()
226 ASSERT32(UCS_SEL == ((KCS_SEL + 16) | 3)); in init_cpu_syscall()
227 ASSERT32(UDS_SEL == UCS_SEL + 8); in init_cpu_syscall()
/titanic_50/usr/src/uts/i86pc/ml/
H A Dsyscall_asm_amd64.s443 movl $UCS_SEL, REGOFF_CS(%rsp)
657 movl $UCS_SEL, REGOFF_CS(%rsp)
H A Dlocore.s1582 cmpw $UCS_SEL, REGOFF_CS(%rsp) /* test for native (64-bit) lwp? */
/titanic_50/usr/src/uts/intel/sys/
H A Dsegments.h598 #define UCS_SEL SEL_GDT(GDT_UCODE, SEL_UPL) macro