Home
last modified time | relevance | path

Searched refs:RB_ADDR (Results 1 – 2 of 2) sorted by relevance

/titanic_50/usr/src/uts/common/io/yge/
H A Dyge.c2558 CSR_WRITE_1(dev, RB_ADDR(port->p_txsq, RB_CTRL), RB_RST_SET); in yge_start_port()
2648 CSR_WRITE_1(dev, RB_ADDR(rxq, RB_CTRL), RB_RST_CLR); in yge_set_rambuffer()
2649 CSR_WRITE_4(dev, RB_ADDR(rxq, RB_START), dev->d_rxqstart[pnum] / 8); in yge_set_rambuffer()
2650 CSR_WRITE_4(dev, RB_ADDR(rxq, RB_END), dev->d_rxqend[pnum] / 8); in yge_set_rambuffer()
2651 CSR_WRITE_4(dev, RB_ADDR(rxq, RB_WP), dev->d_rxqstart[pnum] / 8); in yge_set_rambuffer()
2652 CSR_WRITE_4(dev, RB_ADDR(rxq, RB_RP), dev->d_rxqstart[pnum] / 8); in yge_set_rambuffer()
2662 CSR_WRITE_4(dev, RB_ADDR(rxq, RB_RX_UTPP), utpp); in yge_set_rambuffer()
2663 CSR_WRITE_4(dev, RB_ADDR(rxq, RB_RX_LTPP), ltpp); in yge_set_rambuffer()
2666 CSR_WRITE_1(dev, RB_ADDR(rxq, RB_CTRL), RB_ENA_OP_MD); in yge_set_rambuffer()
2667 (void) CSR_READ_1(dev, RB_ADDR(rxq, RB_CTRL)); in yge_set_rambuffer()
[all …]
H A Dyge.h1049 #define RB_ADDR(Queue, Offs) (B16_RAM_REGS + (Queue) + (Offs)) macro