Home
last modified time | relevance | path

Searched refs:PORT_ID (Results 1 – 25 of 28) sorted by relevance

12

/titanic_50/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_power.c80 … reg_len = (0 == PORT_ID(pdev)) ? LM_NIG_ACPI_PAT_LEN_IDX(0,0) : LM_NIG_ACPI_PAT_LEN_IDX(1,0) ; in init_nwuf_57710()
81 … reg_crc = (0 == PORT_ID(pdev)) ? LM_NIG_ACPI_PAT_CRC_IDX(0,0) : LM_NIG_ACPI_PAT_CRC_IDX(1,0) ; in init_nwuf_57710()
84 … reg_len = (0 == PORT_ID(pdev)) ? LM_NIG_ACPI_PAT_LEN_IDX(0,1) : LM_NIG_ACPI_PAT_LEN_IDX(1,1) ; in init_nwuf_57710()
85 … reg_crc = (0 == PORT_ID(pdev)) ? LM_NIG_ACPI_PAT_CRC_IDX(0,1) : LM_NIG_ACPI_PAT_CRC_IDX(1,1) ; in init_nwuf_57710()
88 … reg_len = (0 == PORT_ID(pdev)) ? LM_NIG_ACPI_PAT_LEN_IDX(0,2) : LM_NIG_ACPI_PAT_LEN_IDX(1,2) ; in init_nwuf_57710()
89 … reg_crc = (0 == PORT_ID(pdev)) ? LM_NIG_ACPI_PAT_CRC_IDX(0,2) : LM_NIG_ACPI_PAT_CRC_IDX(1,2) ; in init_nwuf_57710()
92 … reg_len = (0 == PORT_ID(pdev)) ? LM_NIG_ACPI_PAT_LEN_IDX(0,3) : LM_NIG_ACPI_PAT_LEN_IDX(1,3) ; in init_nwuf_57710()
93 … reg_crc = (0 == PORT_ID(pdev)) ? LM_NIG_ACPI_PAT_CRC_IDX(0,3) : LM_NIG_ACPI_PAT_CRC_IDX(1,3) ; in init_nwuf_57710()
96 … reg_len = (0 == PORT_ID(pdev)) ? LM_NIG_ACPI_PAT_LEN_IDX(0,4) : LM_NIG_ACPI_PAT_LEN_IDX(1,4) ; in init_nwuf_57710()
97 … reg_crc = (0 == PORT_ID(pdev)) ? LM_NIG_ACPI_PAT_CRC_IDX(0,4) : LM_NIG_ACPI_PAT_CRC_IDX(1,4) ; in init_nwuf_57710()
[all …]
H A Dlm_hw_init_reset.c53 …REG_WR(pdev,(PORT_ID(pdev) ? PXP2_REG_PSWRQ_##blk##1_L2P: PXP2_REG_PSWRQ_##blk##0_L2P),((last)<<10…
106 ecore_init_block(_pdev, BLOCK_##_block, PHASE_PORT0 + PORT_ID(_pdev))
304 …m_vnic_usage_counter = REG_WAIT_VERIFY_VAL(pdev, TM_REG_LIN0_VNIC_UC + 4*PORT_ID(pdev),0, wait_ms); in lm_cleanup_after_flr()
306 … pdev->flr_stats.tm_vnic_usage_counter, DEFAULT_WAIT_INTERVAL_MICSEC, PORT_ID(pdev)); in lm_cleanup_after_flr()
308 …cans_usage_counter = REG_WAIT_VERIFY_VAL(pdev, TM_REG_LIN0_NUM_SCANS + 4*PORT_ID(pdev),0, wait_ms); in lm_cleanup_after_flr()
310 … pdev->flr_stats.tm_num_scans_usage_counter, DEFAULT_WAIT_INTERVAL_MICSEC, PORT_ID(pdev)); in lm_cleanup_after_flr()
1106 …const u32_t nig_mem_enable_base_offset = (PORT_ID(pdev) ? NIG_REG_LLH1_FUNC_MEM_ENABLE : NIG_REG_… in lm_disable_function_in_nig()
1107 …const u32_t nig_mem2_enable_base_offset = (PORT_ID(pdev) ? NIG_REG_P1_LLH_FUNC_MEM2_ENABLE : NIG_R… in lm_disable_function_in_nig()
1118 REG_WR(pdev, (PORT_ID(pdev) ? NIG_REG_LLH1_FUNC_EN : NIG_REG_LLH0_FUNC_EN), 0); in lm_disable_function_in_nig()
1291 const u8_t port = PORT_ID(pdev); in lm_reset_function_part()
[all …]
H A Dlm_hw_attn.c709 if (PORT_ID(pdev) == 0) in lm_hard_wired_processing()
751 DbgBreakIf(PORT_ID(pdev) != 1); in lm_hard_wired_processing()
798 if (PORT_ID(pdev) == 0) in lm_nig_processing()
838 DbgBreakIf(PORT_ID(pdev) != 1); in lm_nig_processing()
897 lm_hw_lock(pdev, HW_LOCK_RESOURCE_PORT0_ATT_MASK + PORT_ID(pdev), TRUE); in lm_handle_assertion_processing()
898 port_reg_name = PORT_ID(pdev) ? MISC_REG_AEU_MASK_ATTN_FUNC_1 : MISC_REG_AEU_MASK_ATTN_FUNC_0; in lm_handle_assertion_processing()
908 lm_hw_unlock(pdev, HW_LOCK_RESOURCE_PORT0_ATT_MASK + PORT_ID(pdev)); in lm_handle_assertion_processing()
932 nig_mask = REG_RD(pdev, NIG_REG_MASK_INTERRUPT_PORT0 + 4*PORT_ID(pdev)); in lm_handle_assertion_processing()
933 REG_WR(pdev, NIG_REG_MASK_INTERRUPT_PORT0 + 4*PORT_ID(pdev), 0); in lm_handle_assertion_processing()
954 REG_WR(pdev, HC_REG_COMMAND_REG + PORT_ID(pdev)*32 + COMMAND_REG_ATTN_BITS_SET,val); in lm_handle_assertion_processing()
[all …]
H A Dlm_sb.c570 REG_WR(pdev, HC_REG_ATTN_MSG0_ADDR_L + 8*PORT_ID(pdev), host_sb_addr->as_u32.low); in init_hc_attn_status_block()
571 REG_WR(pdev, HC_REG_ATTN_MSG0_ADDR_H + 8*PORT_ID(pdev), host_sb_addr->as_u32.high); in init_hc_attn_status_block()
665 u8_t port = PORT_ID(pdev); in init_status_blocks()
679 …REG_RD(pdev, (PORT_ID(pdev) ? MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0 : MISC_REG_AEU_ENABLE1_FUNC_0_OUT_… in init_status_blocks()
681 …REG_RD(pdev, (PORT_ID(pdev) ? MISC_REG_AEU_ENABLE2_FUNC_1_OUT_0 : MISC_REG_AEU_ENABLE2_FUNC_0_OUT_… in init_status_blocks()
683 …REG_RD(pdev, (PORT_ID(pdev) ? MISC_REG_AEU_ENABLE3_FUNC_1_OUT_0 : MISC_REG_AEU_ENABLE3_FUNC_0_OUT_… in init_status_blocks()
685 …REG_RD(pdev, (PORT_ID(pdev) ? MISC_REG_AEU_ENABLE4_FUNC_1_OUT_0 : MISC_REG_AEU_ENABLE4_FUNC_0_OUT_… in init_status_blocks()
689 …REG_RD(pdev, (PORT_ID(pdev) ? MISC_REG_AEU_ENABLE5_FUNC_1_OUT_0 : MISC_REG_AEU_ENABLE5_FUNC_0_OUT_… in init_status_blocks()
704 PORT_ID(pdev) ? MISC_REG_AEU_AFTER_INVERT_1_FUNC_1 : MISC_REG_AEU_AFTER_INVERT_1_FUNC_0; in init_status_blocks()
706 PORT_ID(pdev) ? MISC_REG_AEU_AFTER_INVERT_2_FUNC_1 : MISC_REG_AEU_AFTER_INVERT_2_FUNC_0; in init_status_blocks()
[all …]
H A Dlm_devinfo.c188 DbgMessage(pdev, WARN, "lm_get_shmem_info: PORT_ID: %d\n", PORT_ID(pdev)); in lm_print_func_info()
192 … DbgMessage(pdev, WARN, "lm_get_shmem_info: ETH_PORT_ID: %d\n", PATH_ID(pdev) + 2*PORT_ID(pdev)); in lm_print_func_info()
196 … DbgMessage(pdev, WARN, "lm_get_shmem_info: ETH_PORT_ID: %d\n", PATH_ID(pdev) + PORT_ID(pdev)); in lm_print_func_info()
957 … blk_info->simd_addr_womask = HC_REG_COMMAND_REG + PORT_ID(pdev)*32 + COMMAND_REG_SIMD_NOMASK; in lm_get_intr_blk_info()
963 … blk_info->simd_addr_wmask = HC_REG_COMMAND_REG + PORT_ID(pdev)*32 + COMMAND_REG_SIMD_NOMASK; in lm_get_intr_blk_info()
967 … blk_info->simd_addr_wmask = HC_REG_COMMAND_REG + PORT_ID(pdev)*32 + COMMAND_REG_SIMD_MASK; in lm_get_intr_blk_info()
1207 if (PORT_ID(pdev) == port) in lm_get_shmem_license_info()
1286 port = PORT_ID(pdev); in lm_get_shmem_license_info()
1493 …LM_MFCFG_READ(pdev, OFFSETOF(mf_cfg_t, port_mf_config[PATH_ID(pdev)][PORT_ID(pdev)].dynamic_cfg),&… in lm_check_valid_mf_cfg()
1866 u8_t other_port = !PORT_ID(pdev); in lm_get_shmem_info_no_mcp_bypass()
[all …]
H A Dlm_phy.c246 u8_t port = PORT_ID(pdev); in lm_mwrite()
320 u8_t port = PORT_ID(pdev); in lm_mread()
571 …LM_SHMEM_READ(pdev,OFFSETOF(shmem_region_t,dev_info.port_hw_config[PORT_ID(pdev)].default_cfg),&po… in lm_get_port_max_speed()
606 …LM_SHMEM_READ(pdev,OFFSETOF(shmem_region_t,dev_info.port_hw_config[PORT_ID(pdev)].default_cfg),&de… in lm_loopback_req_medium_convert()
778 const u8_t port_id = PORT_ID(pdev); in sync_link_status()
900 …LM_INTMEM_WRITE16(pdev,USTORM_ETH_PAUSE_ENABLED_OFFSET(PORT_ID(pdev)), pause_ena, BAR_USTRORM_INTM… in lm_link_report()
1448 mm_event_log_generic(pdev, LM_LOG_ID_NO_10G_SUPPORT, PORT_ID(pdev) ); in lm_init_phy()
1876 lm_gpio_write(pdev, MISC_REGISTERS_GPIO_0, MISC_REGISTERS_GPIO_HIGH, PORT_ID(pdev) ); in lm_update_external_phy_fw_prepare()
1967 lm_gpio_write(pdev, MISC_REGISTERS_GPIO_0, MISC_REGISTERS_GPIO_LOW, PORT_ID(pdev) ); in lm_update_external_phy_fw_done()
1973 elink_ext_phy_hw_reset( pdev, PORT_ID(pdev) ); in lm_update_external_phy_fw_done()
H A Dlm_hw_access.c67 …const u8_t port_id = PORT_ID(pdev); // TBD: E1H - cmng params are c… in lm_cmng_init()
1175 port = PORT_ID(pdev); in lm_reset_led()
1212 val = REG_RD(pdev, HC_REG_INT_MASK + 4*PORT_ID(pdev) ); in lm_is_57710A0_dbg_intr()
1424 reg_offset = (PORT_ID(pdev)? NIG_REG_LLH1_FUNC_MEM: NIG_REG_LLH0_FUNC_MEM) + 8*offset; in lm_set_mac_in_nig()
1428 …reg_offset = (PORT_ID(pdev)? NIG_REG_P1_LLH_FUNC_MEM2: NIG_REG_P0_LLH_FUNC_MEM2) + 8*(offset - MAX… in lm_set_mac_in_nig()
1443 …reg_offset = (PORT_ID(pdev)? NIG_REG_LLH1_FUNC_MEM_ENABLE : NIG_REG_LLH0_FUNC_MEM_ENABLE) + 4*offs… in lm_set_mac_in_nig()
1447 …reg_offset = (PORT_ID(pdev)? NIG_REG_P1_LLH_FUNC_MEM2_ENABLE : NIG_REG_P0_LLH_FUNC_MEM2_ENABLE) + … in lm_set_mac_in_nig()
H A Dlm_nvram.c57 …u8_t port_num = PORT_ID(pdev); /* TBD - E1H: nvram lock � DOES NOT scale to 8 functions! (only 4 c… in acquire_nvram_lock()
109 u8_t port_num = PORT_ID(pdev); in release_nvram_lock()
H A Dlm_mcp.c593 …if( ERR_IF(PORT_ID(pdev) > 1) || ERR_IF(( FUNC_ID(pdev)) >= ARRSIZE(g_lm_loader.path_arr[PATH_ID(p… in lm_loader_lock()
630 else if( LM_LOADER_IS_FIRST_ON_PORT( pdev, PATH_ID(pdev), PORT_ID(pdev) ) ) in lm_loader_lock()
646 else if( LM_LOADER_IS_LAST_ON_PORT( pdev, PATH_ID(pdev), PORT_ID(pdev) ) ) in lm_loader_lock()
H A Dlm_stats.c591 val = REG_RD(pdev, HC_REG_INT_MASK + 4*PORT_ID(pdev) ); in is_pending_stats_completion()
704 emac_base = ( 0 == PORT_ID(pdev) ) ? GRCBASE_EMAC0 : GRCBASE_EMAC1 ; in lm_stats_clear_emac_stats()
1050 switch (PORT_ID(pdev)) in lm_stats_alloc_resc()
1066 DbgMessage(NULL, FATAL, "Invalid Port ID %d\n", PORT_ID(pdev)); in lm_stats_alloc_resc()
1123 …lm_dmae_address_t source = lm_dmae_address((0==PORT_ID(pdev))?NIG_REG_STAT0_BRB_DISCARD : NIG_REG_… in lm_stats_hw_setup_nig()
1199 const u32_t emac_base = (PORT_ID(pdev)==0) ? GRCBASE_EMAC0 : GRCBASE_EMAC1; in lm_stats_hw_setup_emac()
1308 const u32_t port = PORT_ID(pdev) ; in lm_stats_hw_setup_bmac()
1376 const u32_t port = PORT_ID(pdev) ; in lm_stats_hw_setup_mstat()
1501 cur_query_entry->index = PORT_ID(pdev); in lm_stats_prep_fw_stats_req()
1514 cur_query_entry->index = PORT_ID(pdev); in lm_stats_prep_fw_stats_req()
[all …]
H A Dlm_dcbx.c2791 offset += PORT_ID(pdev) * mib_size; in lm_dcbx_read_remote_local_mib()
2863 res_ext_offset += PORT_ID(pdev) * sizeof(lldp_local_mib_ext_t); in lm_dcbx_read_local_mib_fields()
3128 offset += PORT_ID(pdev) * sizeof(lldp_params_t); in lm_dcbx_lldp_read_params()
3176 offset += PORT_ID(pdev) * sizeof(mcp_dcbx_stat); in lm_dcbx_lldp_read_params()
3621 offset += PORT_ID(pdev) * sizeof(mcp_dcbx_stat); in lm_dcbx_read_params()
4461 PORT_ID(pdev) * sizeof(lldp_params_t); in lm_dcbx_init_lldp_updated_params()
4703 const u8_t port = PORT_ID(pdev); in lm_dcbx_config_drv_flags()
4766 const u8_t port = PORT_ID(pdev); in lm_dcbx_check_drv_flags()
4873 const u8_t port = PORT_ID(pdev); in lm_dcbx_port_enable_mcp()
H A Dlm_dmae.c90 return HW_LOCK_RESOURCE_PORT0_DMAE_COPY_CMD + PORT_ID(pdev); in lm_dmae_locking_policy_hwlock_id_for_resource()
259 opcode |= PORT_ID(pdev) << DMAE_CMD_PORT_SHIFT; in lm_dmae_opcode()
H A Dlm_resc.c91 port = PORT_ID(pdev); in lm_clear_chain_sb_cons_idx()
767 … rcq_chain->iro_prod_offset = USTORM_RX_PRODS_E1X_OFFSET(PORT_ID(pdev), LM_FW_CLI_ID(pdev, cid)); in lm_setup_rcq()
2175 DMAE_COPY_PCI_PCI_PORT_0_CMD + PORT_ID(pdev), in lm_dmae_alloc_resc()
/titanic_50/usr/src/lib/librstp/common/
H A Dvector.h36 typedef unsigned short PORT_ID; typedef
42 PORT_ID design_port;
43 PORT_ID bridge_port;
51 IN PORT_ID design_port,
52 IN PORT_ID bridge_port);
H A Dstpm.h64 PORT_ID rootPortId; /* 17.17.5 */
118 STP_stpm_get_port_name_by_id (STPM_T* this, PORT_ID port_id);
H A Dvector.c52 IN PORT_ID design_port, in STP_VECT_create()
53 IN PORT_ID bridge_port) in STP_VECT_create()
H A Dport.h103 PORT_ID port_id; /* 17.18.16 */
H A Dstpm.c344 STP_stpm_get_port_name_by_id (STPM_T* this, PORT_ID port_id) in STP_stpm_get_port_name_by_id()
H A Drolesel.c198 PORT_ID old_root_port; /* for tracing of root port changing */ in updtRolesBridge()
/titanic_50/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/fw/
H A Dbnxe_fw_funcs.c53 if (PORT_ID(pdev)) { in ecore_map_q_cos()
62 ECORE_PF_Q_NUM(q_num, PORT_ID(pdev), vnic); in ecore_map_q_cos()
/titanic_50/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/include/
H A Dlm5710.h992 …#define PORT_ID(pdev) (PORT_ID_PARAM_FUNC_REL(PFDEV(pdev)->param… macro
997 for ((func) = PORT_ID(pdev); (func) < E1H_FUNC_MAX; (func)+=2)
1003 …((LM_CHIP_PORT_MODE_NONE == CHIP_PORT_MODE(pdev))? PORT_ID(pdev) : (PATH_ID(pdev)+2*PORT_ID(pdev)))
1010 …#define FUNC_MAILBOX_ID(pdev) (FUNC_MAILBOX_ID_PARAM(PORT_ID(pdev) ,VNIC…
1015 …for ((func) = PORT_ID(pdev); (func) < (CHIP_IS_E1x(pdev) ? E1H_FUNC_MAX : E2_FUNC_MAX); (func)+= (…
1993PORT_ID(_pdev) * sizeof(lldp_admin_mib_t))
4348 #define HW_CID(pdev,x) (x |(PORT_ID(pdev) << 23 | VNIC_ID(pdev) << 17))
/titanic_50/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/vf/basic_vf/
H A Dlm_vf.c339 u8_t port = PORT_ID(pdev); in lm_vf_chip_init()
392 u8_t port = PORT_ID(pdev); in lm_vf_chip_reset()
/titanic_50/usr/src/uts/common/io/bnxe/
H A Dbnxe_mm.c1493 (PATH_ID(pdev) + (2 * PORT_ID(pdev))) : \ in mm_event_log_generic_arg_fwd()
1494 (PATH_ID(pdev) + PORT_ID(pdev)) in mm_event_log_generic_arg_fwd()
/titanic_50/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/l4/
H A Dlm_l4tx.c543 …MEM_WRITE16(pdev, CSTORM_TOE_CQ_PROD_OFFSET(LM_TOE_FW_RSS_ID(pdev,drv_toe_rss_id) , PORT_ID(pdev)), in lm_tcp_tx_process_cqes()
H A Dlm_l4sp.c654 port = PORT_ID(pdev); in _lm_tcp_init_cstorm_intmem()
747 port = PORT_ID(pdev); in _lm_tcp_init_ustorm_intmem()
973 if (PORT_ID(pdev)) { in _lm_set_ofld_params_xstorm_common()
2679 SET_FLAGS( xtcp_st->flags,(PORT_ID(pdev) << XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT_SHIFT)); in _lm_tcp_init_xstorm_tcp_context()
6228 …TE32(pdev, USTORM_TOE_GRQ_CONS_PTR_LO_OFFSET(LM_TOE_FW_RSS_ID(pdev,idx), PORT_ID(pdev)), 0, BAR_US… in lm_tcp_clear_grqs()
6229 …TE32(pdev, USTORM_TOE_GRQ_CONS_PTR_HI_OFFSET(LM_TOE_FW_RSS_ID(pdev,idx), PORT_ID(pdev)), 0, BAR_US… in lm_tcp_clear_grqs()
6381 … LM_INTMEM_WRITE16(pdev, USTORM_TOE_GRQ_PROD_OFFSET(LM_TOE_FW_RSS_ID(pdev,i), PORT_ID(pdev)), in lm_tcp_rx_gen_bufs_alloc_cb()

12