Home
last modified time | relevance | path

Searched refs:PCI_CAP_ID_REGS_OFF (Results 1 – 9 of 9) sorted by relevance

/titanic_50/usr/src/uts/i86pc/io/pciex/
H A Dnpe_misc.c285 reg = pci_config_get16(cfg_hdl, ptr + PCI_CAP_ID_REGS_OFF); in npe_enable_htmsi()
288 pci_config_put16(cfg_hdl, ptr + PCI_CAP_ID_REGS_OFF, reg); in npe_enable_htmsi()
/titanic_50/usr/src/uts/common/sys/fibre-channel/fca/emlxs/
H A Demlxs_os.h151 #define PCI_CAP_ID_REGS_OFF 0x2 /* cap id register offset */
/titanic_50/usr/src/uts/common/io/
H A Dpci_cap.c234 (pci_config_get16(h, base + PCI_CAP_ID_REGS_OFF) & in pci_htcap_locate()
/titanic_50/usr/src/uts/common/os/
H A Dsunpci.c610 cap_ptr + PCI_CAP_ID_REGS_OFF);
724 reg = pci_config_get16(confhdl, cap_ptr + PCI_CAP_ID_REGS_OFF);
752 reg = pci_config_get16(confhdl, cap_ptr + PCI_CAP_ID_REGS_OFF);
/titanic_50/usr/src/uts/intel/io/pci/
H A Dpci_pci.c849 reg = pci_config_get16(cfg_hdl, ptr + PCI_CAP_ID_REGS_OFF); in ppb_ht_msimap_set()
859 pci_config_put16(cfg_hdl, ptr + PCI_CAP_ID_REGS_OFF, reg); in ppb_ht_msimap_set()
/titanic_50/usr/src/uts/common/sys/
H A Dpci.h594 #define PCI_CAP_ID_REGS_OFF 0x2 /* cap id register offset */ macro
/titanic_50/usr/src/uts/common/io/pciex/
H A Dpcieb.c1756 cap_ptr, PCI_CAP_ID_REGS_OFF); in pcieb_id_props()
/titanic_50/usr/src/uts/intel/io/hotplug/pcicfg/
H A Dpcicfg.c5122 if (pci_config_get8(handle, cap_id_loc + PCI_CAP_ID_REGS_OFF) & in pcicfg_get_nslots()
/titanic_50/usr/src/uts/sun4/io/
H A Dpcicfg.c588 cap_ptr, PCI_CAP_ID_REGS_OFF); in pcicfg_get_nslots()