Home
last modified time | relevance | path

Searched refs:PCI_ADDR_IO (Results 1 – 25 of 30) sorted by relevance

12

/titanic_50/usr/src/uts/intel/io/pciex/
H A Dpcie_nvidia.c235 PCI_ADDR_IO | devloc | NVIDIA_CK804_ISA_SYSCTRL_BAR_OFF); in add_nvidia_isa_bridge_props()
244 PCI_ADDR_IO | devloc | NVIDIA_CK804_ISA_ANALOG_BAR_OFF); in add_nvidia_isa_bridge_props()
/titanic_50/usr/src/uts/sun4/io/
H A Dpcicfg.c1253 (PCI_REG_REL_M | PCI_ADDR_IO); in pcicfg_ntbridge_configure_done()
1907 (PCI_REG_REL_M | PCI_ADDR_IO); in pcicfg_bridge_assign()
2020 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_bridge_assign()
2189 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_device_assign()
2331 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_device_assign_readonly()
2671 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_sum_resources()
2743 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_find_resource_end()
2786 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_find_resource_end()
2843 case PCI_ADDR_IO: in pcicfg_free_bridge_resources()
3230 hiword |= PCI_ADDR_IO; in pcicfg_update_reg_prop()
[all …]
/titanic_50/usr/src/uts/intel/io/hotplug/pcicfg/
H A Dpcicfg.c1124 (PCI_REG_REL_M | PCI_ADDR_IO); in pcicfg_ntbridge_configure_done()
1760 (PCI_REG_REL_M | PCI_ADDR_IO); in pcicfg_bridge_assign()
1926 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_bridge_assign()
2109 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_device_assign()
2266 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_device_assign_readonly()
2539 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_sum_resources()
2601 case PCI_ADDR_IO: in pcicfg_free_bridge_resources()
2765 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pcicfg_free_device_resources()
3057 hiword |= PCI_ADDR_IO; in pcicfg_update_reg_prop()
3139 hiword |= PCI_ADDR_IO; in pcicfg_update_assigned_prop_value()
[all …]
/titanic_50/usr/src/uts/i86pc/io/pci/
H A Dpci.c426 case PCI_ADDR_IO: in pci_bus_map()
502 case PCI_ADDR_IO: in pci_bus_map()
/titanic_50/usr/src/uts/common/io/cardbus/
H A Dcardbus_cfg.c722 range[0].child_hi = range[0].parent_hi |= (PCI_REG_REL_M | PCI_ADDR_IO); in cardbus_bridge_ranges()
951 case PCI_REG_ADDR_G(PCI_ADDR_IO): in cardbus_bridge_assign()
1041 case PCI_REG_ADDR_G(PCI_ADDR_IO): in cardbus_isa_bridge_ranges()
1799 (void) cardbus_update_available_prop(dip, PCI_ADDR_IO, in cardbus_get_io()
1810 (void) cardbus_update_available_prop(dip, PCI_ADDR_IO, in cardbus_get_io()
2127 case PCI_REG_ADDR_G(PCI_ADDR_IO): in cardbus_sum_resources()
2198 case PCI_ADDR_IO: in cardbus_free_bridge_resources()
2302 case PCI_REG_ADDR_G(PCI_ADDR_IO): in cardbus_free_device_resources()
3560 hiword |= PCI_ADDR_IO;
H A Dcardbus.c1894 PCI_REG_ADDR_G(PCI_ADDR_IO)) { in pcirp2rp()
/titanic_50/usr/src/uts/sun4/io/px/
H A Dpx_pec.c95 case PCI_ADDR_IO: in px_pec_attach()
H A Dpx_fm.c336 case PCI_ADDR_IO: in px_fm_callback()
876 case PCI_ADDR_IO: in px_err_pio_hdl_check()
H A Dpx_util.c299 {(uint_t)(PCI_ADDR_IO|PCI_RELOCAT_B), 0, 0, 0, PX_IO_SIZE },
H A Dpx_tools.c40 #define PCI_IO_SPACE (PCI_REG_ADDR_G(PCI_ADDR_IO))
/titanic_50/usr/src/uts/i86pc/io/pciex/
H A Dnpe.c495 case PCI_ADDR_IO: in npe_bus_map()
641 case PCI_ADDR_IO: in npe_bus_map()
/titanic_50/usr/src/uts/common/io/
H A Dbusra.c1059 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pci_resource_setup()
1237 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pci_resource_setup_avail()
1696 pci_type = PCI_ADDR_IO; in pci_type_ra2pci()
/titanic_50/usr/src/uts/intel/io/pci/
H A Dpci_boot.c2465 regs[nreg].pci_phys_hi = PCI_ADDR_IO | devloc | in add_reg_props()
2706 (PCI_RELOCAT_B | PCI_ALIAS_B | PCI_ADDR_IO | devloc); in add_reg_props()
2716 (PCI_RELOCAT_B | PCI_ALIAS_B | PCI_ADDR_IO | devloc); in add_reg_props()
2746 (PCI_RELOCAT_B | PCI_ALIAS_B | PCI_ADDR_IO | devloc); in add_reg_props()
2756 (PCI_RELOCAT_B | PCI_ALIAS_B | PCI_ADDR_IO | devloc); in add_reg_props()
3179 memlist_to_ranges(&next_rp, iolist, PCI_ADDR_IO | PCI_REG_REL_M, ppb); in add_ranges_prop()
3242 PCI_ADDR_IO | PCI_REG_REL_M); in add_bus_available_prop()
/titanic_50/usr/src/uts/common/sys/
H A Dpci.h1187 #define PCI_ADDR_IO 0x01000000 /* I/O address */ macro
/titanic_50/usr/src/uts/i86pc/io/
H A Disa.c338 ptype = (ctype == ISA_ADDR_IO) ? PCI_ADDR_IO : PCI_ADDR_MEM32; in isa_used_to_ranges()
482 pci_reg_p->pci_phys_hi = PCI_ADDR_IO | PCI_REG_REL_M; in isa_apply_range()
/titanic_50/usr/src/uts/sun4u/io/pci/
H A Dpci_util.c296 {(uint_t)(PCI_ADDR_IO|PCI_RELOCAT_B), 0, 0, 0, PCI_IO_SIZE },
H A Dpci_tools.c50 #define PCI_IO_RANGE_BANK (PCI_REG_ADDR_G(PCI_ADDR_IO))
H A Ddb21554.c1771 (addr_space_type == PCI_ADDR_IO)) in db_pci_map()
1775 (addr_space_type != PCI_ADDR_IO)) in db_pci_map()
1975 case PCI_ADDR_IO : in db_pci_map()
H A Dpci_pci.c1500 (PCI_REG_REL_M | PCI_ADDR_IO); in ppb_create_ranges_prop()
/titanic_50/usr/src/uts/sun4/io/efcode/
H A Dfcpci.c1505 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pci_alloc_resource()
1656 case PCI_REG_ADDR_G(PCI_ADDR_IO): in pci_free_resource()
/titanic_50/usr/src/uts/i86pc/io/gfx_private/
H A Dgfxp_vgatext.c391 PCI_ADDR_IO|PCI_RELOCAT_B, VGA_REG_ADDR, in gfxp_vgatext_attach()
/titanic_50/usr/src/uts/intel/io/vgatext/
H A Dvgatext.c510 PCI_ADDR_IO|PCI_RELOCAT_B, VGA_REG_ADDR, in vgatext_attach()
/titanic_50/usr/src/uts/common/io/pciex/
H A Dpcieb.c1802 (PCI_REG_REL_M | PCI_ADDR_IO); in pcieb_create_ranges_prop()
H A Dpcie_fault.c459 case PCI_ADDR_IO: in pf_in_addr_range()
/titanic_50/usr/src/uts/common/io/sfe/
H A Dsfe.c2159 ? PCI_ADDR_MEM32 : PCI_ADDR_IO, PCI_ADDR_MASK, in sfeattach()

12