Home
last modified time | relevance | path

Searched refs:PCI_ADDR_CONFIG (Results 1 – 25 of 26) sorted by relevance

12

/titanic_50/usr/src/uts/sun4/io/px/
H A Dpx_util.c155 if (space_type == PCI_ADDR_CONFIG || phys_hi & PCI_RELOCAT_B) in px_reloc_reg()
223 if (space_type == PCI_REG_ADDR_G(PCI_ADDR_CONFIG)) { in px_xlate_reg()
238 if (space_type == PCI_REG_ADDR_G(PCI_ADDR_CONFIG)) in px_xlate_reg()
298 {PCI_ADDR_CONFIG, 0, 0, 0, 0x800000 },
637 uint32_t cfg_space_type = PCI_REG_ADDR_G(PCI_ADDR_CONFIG); in px_get_cfg_pabase()
H A Dpx_fm.c174 PCI_ADDR_CONFIG) in px_fm_acc_setup()
199 PCI_ADDR_CONFIG) in px_fm_acc_setup()
330 case PCI_ADDR_CONFIG: in px_fm_callback()
H A Dpx_pec.c94 case PCI_ADDR_CONFIG: in px_pec_attach()
H A Dpx_tools.c39 #define PCI_CONFIG_SPACE (PCI_REG_ADDR_G(PCI_ADDR_CONFIG))
H A Dpx.c767 if ((rp->pci_phys_hi & PCI_REG_ADDR_M) == PCI_ADDR_CONFIG) { in px_map()
/titanic_50/usr/src/uts/sun4u/io/pci/
H A Dpci_util.c223 if (space_type == PCI_REG_ADDR_G(PCI_ADDR_CONFIG)) { in pci_xlate_reg()
236 if (space_type == PCI_REG_ADDR_G(PCI_ADDR_CONFIG)) in pci_xlate_reg()
295 {PCI_ADDR_CONFIG, 0, 0, 0, 0x800000 },
701 uint32_t cfg_space_type = PCI_REG_ADDR_G(PCI_ADDR_CONFIG); in pci_get_cfg_pabase()
H A Dpci_tools.c49 #define PCI_CONFIG_RANGE_BANK (PCI_REG_ADDR_G(PCI_ADDR_CONFIG))
H A Ddb21554.c1774 if ((addr_space_type != PCI_ADDR_CONFIG) && in db_pci_map()
1811 if (addr_space_type == PCI_ADDR_CONFIG) { in db_pci_map()
1873 case PCI_ADDR_CONFIG : in db_pci_map()
H A Dpcipsy.c302 if ((rng_p->child_high & PCI_REG_ADDR_M) == PCI_ADDR_CONFIG) in pci_fix_ranges()
/titanic_50/usr/src/uts/i86pc/io/pciex/
H A Dnpe.c499 case PCI_ADDR_CONFIG: in npe_bus_map()
558 if (mp->map_op == DDI_MO_MAP_HANDLE && space == PCI_ADDR_CONFIG) { in npe_bus_map()
569 if (space == PCI_ADDR_CONFIG) { in npe_bus_map()
644 case PCI_ADDR_CONFIG: in npe_bus_map()
676 if (space == PCI_ADDR_CONFIG) { in npe_bus_map()
/titanic_50/usr/src/uts/sun4u/io/pciex/
H A Dpci_cfgacc_4u.c35 #define PCI_CFG_SPACE (PCI_REG_ADDR_G(PCI_ADDR_CONFIG))
/titanic_50/usr/src/uts/i86pc/io/pci/
H A Dpci.c422 case PCI_ADDR_CONFIG: in pci_bus_map()
461 if (mp->map_op == DDI_MO_MAP_HANDLE && space == PCI_ADDR_CONFIG) { in pci_bus_map()
471 if (space == PCI_ADDR_CONFIG) { in pci_bus_map()
H A Dpci_common.c997 if (((phys_hi & PCI_REG_ADDR_M) == PCI_ADDR_CONFIG) || in pci_common_get_reg_prop()
/titanic_50/usr/src/uts/sun4u/opl/io/pcicmu/
H A Dpcmu_util.c200 if (space_type == PCI_REG_ADDR_G(PCI_ADDR_CONFIG)) { in pcmu_xlate_reg()
215 if (space_type == PCI_REG_ADDR_G(PCI_ADDR_CONFIG)) { in pcmu_xlate_reg()
H A Dpcicmu.c1155 if ((rng_p->child_high & PCI_REG_ADDR_M) == PCI_ADDR_CONFIG) in pcmu_fix_ranges()
/titanic_50/usr/src/uts/common/os/
H A Dpcifm.c1217 if (tgt_err->tgt_pci_space == PCI_REG_ADDR_G(PCI_ADDR_CONFIG)) { in pci_check_regs()
1318 PCI_ADDR_CONFIG) in pci_fix_ranges()
1389 if (space_type == PCI_REG_ADDR_G(PCI_ADDR_CONFIG)) { in pci_check_ranges()
/titanic_50/usr/src/uts/common/sys/
H A Dpci.h1186 #define PCI_ADDR_CONFIG 0x00000000 /* configuration address */ macro
/titanic_50/usr/src/uts/sun4/io/efcode/
H A Dfcpci.c858 if ((p.pci_phys_hi & PCI_ADDR_MASK) != PCI_ADDR_CONFIG) { in pfc_config_fetch()
990 if ((p.pci_phys_hi & PCI_ADDR_MASK) != PCI_ADDR_CONFIG) { in pfc_config_store()
/titanic_50/usr/src/uts/sun4u/io/px/
H A Dpx_lib4u.c1547 case PCI_ADDR_CONFIG: in px_lib_clr_errs()
2515 int bank = PCI_REG_ADDR_G(PCI_ADDR_CONFIG); in px_lib_get_cfgacc_base()
/titanic_50/usr/src/uts/common/io/
H A Dbusra.c1066 case PCI_REG_ADDR_G(PCI_ADDR_CONFIG): in pci_resource_setup()
/titanic_50/usr/src/uts/sun4v/io/px/
H A Dpx_lib4v.c1678 case PCI_ADDR_CONFIG: in px_lib_log_safeacc_err()
/titanic_50/usr/src/uts/common/io/vr/
H A Dvr.c605 if (addr == PCI_ADDR_CONFIG && vrp->acc_cfg == NULL) in vr_bus_config()
/titanic_50/usr/src/uts/common/io/cardbus/
H A Dcardbus_cfg.c3069 int reg[10] = { PCI_ADDR_CONFIG, 0, 0, 0, 0}; in cardbus_add_config_reg()
/titanic_50/usr/src/uts/intel/io/hotplug/pcicfg/
H A Dpcicfg.c5078 int reg[10] = { PCI_ADDR_CONFIG, 0, 0, 0, 0}; in pcicfg_add_config_reg()
/titanic_50/usr/src/uts/common/io/e1000g/
H A De1000g_main.c1228 case PCI_ADDR_CONFIG: in e1000g_get_bar_info()

12