Home
last modified time | relevance | path

Searched refs:MYPF_REG (Results 1 – 4 of 4) sorted by relevance

/titanic_50/usr/src/uts/common/io/cxgbe/t4nex/
H A Dt4_sge.c664 t4_write_reg(sc, MYPF_REG(A_PCIE_PF_CLI), 0); in t4_intr_err()
752 t4_write_reg(sc, MYPF_REG(A_SGE_PF_GTS), in service_iq()
788 t4_write_reg(sc, MYPF_REG(A_SGE_PF_GTS), V_CIDXINC(ndescs) | in service_iq()
1222 t4_write_reg(sc, MYPF_REG(A_SGE_PF_GTS), V_SEINTARM(iq->intr_params) | in alloc_iq_fl()
2823 t4_write_reg(sc, MYPF_REG(A_SGE_PF_KDOORBELL), in ring_tx_db()
3004 t4_write_reg(sc, MYPF_REG(A_SGE_PF_KDOORBELL), F_DBPRIO | in ring_fl_db()
H A Dt4_nexus.c2103 t4_write_reg(sc, MYPF_REG(A_SGE_PF_GTS), in enable_port_queues()
2114 t4_write_reg(sc, MYPF_REG(A_SGE_PF_GTS), in enable_port_queues()
/titanic_50/usr/src/uts/common/io/cxgbe/common/
H A Dt4_hw.c2273 t4_write_reg(adapter, MYPF_REG(A_PL_PF_INT_ENABLE), PF_INTR_MASK); in t4_intr_enable()
2290 t4_write_reg(adapter, MYPF_REG(A_PL_PF_INT_ENABLE), 0); in t4_intr_disable()
2313 MYPF_REG(A_CIM_PF_HOST_INT_CAUSE), in t4_intr_clear()
2319 MYPF_REG(A_PL_PF_INT_CAUSE), in t4_intr_clear()
H A Dt4_regs.h29 #define MYPF_REG(reg_addr) (MYPF_BASE + (reg_addr)) macro