Home
last modified time | relevance | path

Searched refs:MII_STATUS_100_BASEX (Results 1 – 8 of 8) sorted by relevance

/titanic_50/usr/src/uts/common/io/sfe/
H A Dsfe_mii.h79 MII_STATUS_100_BASEX | \
H A Dsfe_util.c3466 val = BOOLEAN(dp->mii_status & MII_STATUS_100_BASEX); in gem_param_get()
3698 if (val && (dp->mii_status & MII_STATUS_100_BASEX) == 0) { in gem_param_set()
3817 SETFUNC((dp->mii_status & MII_STATUS_100_BASEX) && in gem_nd_setup()
4023 MII_STATUS_100_BASEX)) { in gem_mac_xcvr_inuse()
4393 val = BOOLEAN(dp->mii_status & MII_STATUS_100_BASEX); in gem_m_getstat()
4939 dp->anadv_100hdx &= BOOLEAN(dp->mii_status & MII_STATUS_100_BASEX); in gem_do_attach()
/titanic_50/usr/src/uts/common/sys/
H A Dmiiregs.h68 #define MII_STATUS_100_BASEX (1<<13) macro
/titanic_50/usr/src/uts/intel/io/dnet/
H A Ddnet_mii.c195 if ((status & (MII_STATUS_100_BASEX | MII_STATUS_100_BASEX_FD | in mii_init_phy()
/titanic_50/usr/src/uts/common/io/mii/
H A Dmii.c1699 ph->phy_cap_100_hdx = !!(bmsr & MII_STATUS_100_BASEX); in _mii_probe_phy()
1729 if (bmsr & MII_STATUS_100_BASEX) { in _mii_probe_phy()
/titanic_50/usr/src/uts/common/io/vr/
H A Dvr.c746 if ((vrp->chip.mii.status & MII_STATUS_100_BASEX) == 0) in vr_param_init()
2354 v = (vrp->chip.mii.status & MII_STATUS_100_BASEX) != 0; in vr_mac_getstat()
3326 MII_STATUS_100_BASEX) != 0; in vr_mac_propinfo()
/titanic_50/usr/src/uts/common/io/bfe/
H A Dbfe.c621 if (bmsr & MII_STATUS_100_BASEX) { in bfe_startup_phy()
1446 v = (bfe->bfe_mii_bmsr & MII_STATUS_100_BASEX) != 0; in bfe_mac_getstat()
/titanic_50/usr/src/uts/common/io/mxfe/
H A Dmxfe.c1187 MII_STATUS_100_BASEX_FD | MII_STATUS_100_BASEX | in mxfe_startphynway()
1352 if (!(bmsr & MII_STATUS_100_BASEX)) { in mxfe_startphymii()