Home
last modified time | relevance | path

Searched refs:MCERR_FSB_WR (Results 1 – 2 of 2) sorted by relevance

/titanic_50/usr/src/uts/intel/io/intel_nb5000/
H A Dnb5000_init.c1254 MCERR_FSB_WR(0, 0xffff); in nb_fsb_init()
1260 MCERR_FSB_WR(1, 0xffff); in nb_fsb_init()
1280 MCERR_FSB_WR(0, mcerr_fsb); in nb_fsb_init()
1290 MCERR_FSB_WR(1, mcerr_fsb); in nb_fsb_init()
1301 MCERR_FSB_WR(2, 0xffff); in nb_fsb_init()
1307 MCERR_FSB_WR(3, 0xffff); in nb_fsb_init()
1313 MCERR_FSB_WR(2, mcerr_fsb); in nb_fsb_init()
1323 MCERR_FSB_WR(3, mcerr_fsb); in nb_fsb_init()
1337 MCERR_FSB_WR(0, 0xffff); in nb_fsb_fini()
1343 MCERR_FSB_WR(0, nb_mcerr_fsb); in nb_fsb_fini()
[all …]
H A Dnb5000.h798 #define MCERR_FSB_WR(fsb, val) \ macro