Home
last modified time | relevance | path

Searched refs:LCR (Results 1 – 7 of 7) sorted by relevance

/titanic_50/usr/src/uts/common/io/
H A Dasy.c1004 ddi_put8(asy->asy_iohandle, asy->asy_ioaddr + LCR, DLAB); in asyattach()
1010 ddi_put8(asy->asy_iohandle, asy->asy_ioaddr + LCR, asy->asy_lcr); in asyattach()
1278 ddi_put8(asy->asy_iohandle, asy->asy_ioaddr + LCR, in asy_identify_chip()
1282 ddi_put8(asy->asy_iohandle, asy->asy_ioaddr + LCR, in asy_identify_chip()
1371 ddi_put8(asy->asy_iohandle, asy->asy_ioaddr + LCR, in asy_identify_chip()
1376 ddi_put8(asy->asy_iohandle, asy->asy_ioaddr + LCR, in asy_identify_chip()
1382 ddi_put8(asy->asy_iohandle, asy->asy_ioaddr + LCR, in asy_identify_chip()
1386 ddi_put8(asy->asy_iohandle, asy->asy_ioaddr + LCR, in asy_identify_chip()
1407 ddi_put8(asy->asy_iohandle, asy->asy_ioaddr + LCR, in asy_identify_chip()
1414 ddi_put8(asy->asy_iohandle, asy->asy_ioaddr + LCR, in asy_identify_chip()
[all …]
/titanic_50/usr/src/uts/sun4/io/
H A Dsu_driver.c621 OUTB(LCR, DLAB); /* select baud rate generator */ in asyattach()
625 OUTB(LCR, STOP1|BITS8); in asyattach()
1151 lcr = INB(LCR); in asyclose()
1153 OUTB(LCR, (lcr & ~SETBREAK)); in asyclose()
1426 lcr = INB(LCR); in asy_program()
1455 OUTB(LCR, DLAB); in asy_program()
1462 OUTB(LCR, lcr); in asy_program()
2439 lcr = INB(LCR); in async_restart()
2440 OUTB(LCR, (lcr & ~SETBREAK)); in async_restart()
2575 val = INB(LCR); in async_nstart()
[all …]
/titanic_50/usr/src/uts/i86pc/boot/
H A Dboot_serial.h39 #define LCR 3 /* ... line control reg */ macro
H A Dboot_console.c424 outb(port + LCR, DLAB); in serial_adjust_prop()
479 outb(port + LCR, lcr); in serial_adjust_prop()
/titanic_50/usr/src/uts/i86pc/ml/
H A Dcpr_wakecode.s54 #define LCR 3 /* line control register */ macro
488 D16 movl $_CONST(COM1+LCR), %edx
500 D16 movl $_CONST(COM1+LCR), %edx / select COM1
509 D16 movl $_CONST(COM2+LCR), %edx
521 D16 movl $_CONST(COM2+LCR), %edx / select COM1
/titanic_50/usr/src/uts/sun4/sys/
H A Dsudev.h53 #define LCR 3 /* line control register */ macro
/titanic_50/usr/src/uts/common/sys/
H A Dasy.h62 #define LCR 3 /* line control register */ macro