Home
last modified time | relevance | path

Searched refs:IOMMU_PTOB (Results 1 – 8 of 8) sorted by relevance

/titanic_50/usr/src/uts/sun4u/io/pci/
H A Dpci_fdvma.c84 dvma_addr = mp->dmai_mapping + IOMMU_PTOB(index); in pci_fdvma_load()
112 iommu_p->iommu_tsb_vaddr[pg_index + i] = tte | IOMMU_PTOB(pfn); in pci_fdvma_load()
135 dvma_addr_t dvma_pg = IOMMU_BTOP(mp->dmai_mapping + IOMMU_PTOB(index)); in pci_fdvma_unload()
139 mp->dmai_mapping, IOMMU_PTOB(index), IOMMU_PTOB(npg)); in pci_fdvma_unload()
150 IOMMU_PTOB(index), IOMMU_PTOB(npg), sync_flags); in pci_fdvma_unload()
172 mp->dmai_mapping, IOMMU_PTOB(index), IOMMU_PTOB(npg)); in pci_fdvma_sync()
173 pci_dma_sync(pci_p->pci_dip, mp->dmai_rdip, h, IOMMU_PTOB(index), in pci_fdvma_sync()
174 IOMMU_PTOB(npg), sync_flags); in pci_fdvma_sync()
225 IOMMU_PTOB(npages), IOMMU_PAGE_SIZE, 0, in pci_fdvma_reserve()
257 mp->dmai_mapping = IOMMU_PTOB(dvma_pg); in pci_fdvma_reserve()
H A Dpci_dma.c889 xfer_sz = IOMMU_PTOB(IOMMU_BTOP(xfer_sz + pg_off)); /* page align */ in pci_dvma_win()
924 ASSERT(IOMMU_PTOB(npages) == mp->dmai_winsize); in pci_dvma_map_fast()
955 *tte_addr = tte | IOMMU_PTOB(MP_PFN0(mp)); /* map page 0 */ in pci_dvma_map_fast()
962 *tte_addr = tte | IOMMU_PTOB(*pfn_addr); in pci_dvma_map_fast()
970 mp->dmai_mapping = mp->dmai_roffset | IOMMU_PTOB(dvma_pg); in pci_dvma_map_fast()
1010 IOMMU_PTOB(npages + HAS_REDZONE(mp)), in pci_dvma_map()
1036 mp->dmai_mapping = mp->dmai_roffset | IOMMU_PTOB(dvma_pg); in pci_dvma_map()
1057 dvma_addr = IOMMU_PTOB(dvma_pg); in pci_dvma_unmap()
1192 win_p->win_size = IOMMU_PTOB(end_idx - start_idx + 1); in pci_dma_newwin()
1200 (IOMMU_PTOB(pfn_no + 1) - 1 <= count_max)) in pci_dma_newwin()
[all …]
H A Dpci_iommu.c150 cache_size = IOMMU_PTOB(pci_dvma_page_cache_entries * in iommu_create()
156 IOMMU_PTOB(tsb_entries) - cache_size, IOMMU_PAGE_SIZE, in iommu_create()
283 volatile uint64_t cur_tte = IOMMU_PTOB(pfn) | tte; in iommu_map_pages()
337 mp->dmai_mapping = IOMMU_PTOB(dvma_pg) | win_pg0_off; in iommu_map_window()
535 va = (caddr_t)(IOMMU_PTOB(base_pg_index + i)); in iommu_preserve_tsb()
H A Dpci_reloc.c106 size_t length = IOMMU_PTOB(1); in pci_dvma_postrelocator()
250 iommu_p->iommu_tsb_vaddr[pg_index + i] = tte | IOMMU_PTOB(pfn); in pci_fdvma_remap()
273 endva = baseva + IOMMU_PTOB(fdvma_p->pagecnt[i]); in pci_fdvma_prerelocator()
322 endva = baseva + IOMMU_PTOB(fdvma_p->pagecnt[i]); in pci_fdvma_postrelocator()
H A Dpcisch.c3622 (void *)IOMMU_PTOB(req_p->dur_base), in tm_vmem_free()
/titanic_50/usr/src/uts/sun4u/sys/pci/
H A Dpci_iommu.h56 #define IOMMU_PTOB(x) (((uint64_t)(x)) << IOMMU_PAGE_SHIFT) macro
210 *(iommu_p)->iommu_flush_page_reg = IOMMU_PTOB(dvma_pg)
H A Dpci_dma.h188 ((IOMMU_PTOB(pfn) < attrp->dma_attr_addr_lo) || \
189 (IOMMU_PTOB(pfn) > attrp->dma_attr_addr_hi))
/titanic_50/usr/src/uts/sun4/io/px/
H A Dpx_dma.h165 ((IOMMU_PTOB(pfn) < attrp->dma_attr_addr_lo) || \
166 (IOMMU_PTOB(pfn) > attrp->dma_attr_addr_hi))