Home
last modified time | relevance | path

Searched refs:GRCBASE_UPB (Results 1 – 4 of 4) sorted by relevance

/titanic_50/usr/src/uts/common/io/bnxe/577xx/hsi/hw/include/
H A Dgrc_addr.h27 #define GRCBASE_UPB 0x0C1000 macro
/titanic_50/usr/src/uts/common/io/bnxe/577xx/drivers/common/ecore/
H A Decore_init.h123 {GRCBASE_UPB + PB_REG_PB_PRTY_MASK,
124 GRCBASE_UPB + PB_REG_PB_PRTY_STS_CLR, 0xf,
/titanic_50/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dbnxe_hw_debug.c688 …IDLE_CHK_1(0x1F, GRCBASE_UPB + PB_REG_PB_INT_STS, (val != 0), IDLE_CHK_ERROR, "UPB: Interrupt stat… in lm_idle_chk()
1000 …IDLE_CHK_1(0x1F, GRCBASE_UPB + PB_REG_PB_PRTY_STS, (val != 0), IDLE_CHK_WARNING, "UPB: parity stat… in lm_idle_chk()
H A Dlm_hw_attn.c171 REG_WR(pdev,GRCBASE_UPB+PB_REG_PB_INT_MASK ,0); in enable_blocks_attention()