Home
last modified time | relevance | path

Searched refs:DMA_CTL (Results 1 – 11 of 11) sorted by relevance

/titanic_50/usr/src/uts/common/io/nxge/
H A Dnxge_fzc.c72 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_set_fzc_multi_part_ctl")); in nxge_set_fzc_multi_part_ctl()
85 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_set_fzc_multi_part_ctl()
90 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "<== nxge_set_fzc_multi_part_ctl")); in nxge_set_fzc_multi_part_ctl()
101 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "<== nxge_get_fzc_multi_part_ctl")); in nxge_get_fzc_multi_part_ctl()
105 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_get_fzc_multi_part_ctl()
109 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "<== nxge_get_fzc_multi_part_ctl")); in nxge_get_fzc_multi_part_ctl()
295 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_init_fzc_tdc")); in nxge_init_fzc_rdc()
362 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_init_fzc_rdc()
369 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "<== nxge_init_fzc_rdc")); in nxge_init_fzc_rdc()
485 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_init_fzc_rdc_pages()
[all …]
H A Dnxge_main.c2266 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_alloc_rx_mem_pool")); in nxge_alloc_rx_mem_pool()
2422 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_alloc_rx_mem_pool()
2465 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_alloc_rbb")); in nxge_alloc_rxb()
2505 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_alloc_rxb()
2520 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_alloc_rbb")); in nxge_free_rxb()
2537 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "<== nxge_alloc_rbb")); in nxge_free_rxb()
2603 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_alloc_rx_buf_dma")); in nxge_alloc_rx_buf_dma()
2729 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_alloc_rx_buf_dma()
2741 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_alloc_rx_buf_dma()
2778 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_alloc_rx_cntl_dma")); in nxge_alloc_rx_cntl_dma()
[all …]
H A Dnxge_rxdma.c290 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_reset_rxdma_channel")); in nxge_reset_rxdma_channel()
299 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "<== nxge_reset_rxdma_channel")); in nxge_reset_rxdma_channel()
350 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_dump_rxdma_channel")); in nxge_dump_rxdma_channel()
358 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "<== nxge_dump_rxdma_channel")); in nxge_dump_rxdma_channel()
370 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_init_rxdma_channel_event_mask()
390 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_init_rxdma_channel_cntl_stat()
538 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_enable_rxdma_channel")); in nxge_enable_rxdma_channel()
594 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_enable_rxdma_channel: " in nxge_enable_rxdma_channel()
597 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "==> nxge_enable_rxdma_channel: " in nxge_enable_rxdma_channel()
643 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "<== nxge_enable_rxdma_channel")); in nxge_enable_rxdma_channel()
[all …]
H A Dnxge_hw.c881 NXGE_DEBUG_MSG((NULL, DMA_CTL, "<== nxge_rxdma_channel_put64")); in nxge_rxdma_channel_put64()
892 NXGE_DEBUG_MSG((NULL, DMA_CTL, "<== nxge_rxdma_channel_put64")); in nxge_rxdma_channel_put64()
902 NXGE_DEBUG_MSG((NULL, DMA_CTL, "<== nxge_rxdma_channel_get64")); in nxge_rxdma_channel_get64()
912 NXGE_DEBUG_MSG((NULL, DMA_CTL, "<== nxge_rxdma_channel_get64")); in nxge_rxdma_channel_get64()
H A Dnxge_txdma.c1372 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_txdma_enable_channel()
1379 NXGE_DEBUG_MSG((nxgep, DMA_CTL, "<== nxge_txdma_enable_channel")); in nxge_txdma_enable_channel()
1387 NXGE_DEBUG_MSG((nxgep, DMA_CTL, in nxge_txdma_disable_channel()
/titanic_50/usr/src/uts/common/io/hxge/
H A Dhxge_fzc.c200 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_init_fzc_rxdma_channel_pages()
211 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_init_fzc_rxdma_channel_pages()
223 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "==> hxge_init_fzc_txdma_channel")); in hxge_init_fzc_txdma_channel()
228 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "<== hxge_init_fzc_txdma_channel")); in hxge_init_fzc_txdma_channel()
239 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "==> hxge_init_fzc_rx_common")); in hxge_init_fzc_rx_common()
256 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_init_fzc_rx_common()
268 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_init_fzc_txdma_channel_pages()
H A Dhxge_main.c1453 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "==> hxge_alloc_rx_mem_pool")); in hxge_alloc_rx_mem_pool()
1460 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_alloc_rx_mem_pool()
1620 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_alloc_rx_mem_pool()
1629 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_alloc_rx_mem_pool()
1632 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_alloc_rx_mem_pool()
1638 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_alloc_rx_mem_pool()
1644 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_alloc_rx_mem_pool()
1658 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_alloc_rx_mem_pool()
1769 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "==> hxge_alloc_rx_buf_dma")); in hxge_alloc_rx_buf_dma()
1811 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_alloc_rx_buf_dma()
[all …]
H A Dhxge_rxdma.c167 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_init_rxdma_channel_cntl_stat()
190 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "==> hxge_enable_rxdma_channel")); in hxge_enable_rxdma_channel()
235 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "==> hxge_enable_rxdma_channel: " in hxge_enable_rxdma_channel()
238 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "==> hxge_enable_rxdma_channel: " in hxge_enable_rxdma_channel()
277 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "<== hxge_enable_rxdma_channel")); in hxge_enable_rxdma_channel()
288 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "==> hxge_disable_rxdma_channel")); in hxge_disable_rxdma_channel()
299 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "<== hxge_disable_rxdma_channel")); in hxge_disable_rxdma_channel()
309 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_rxdma_channel_rcrflush()
315 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_rxdma_channel_rcrflush()
653 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "==> hxge_rxbuf_index_info_init")); in hxge_rxbuf_index_info_init()
[all …]
H A Dhxge_common_impl.h45 #define DMA_CTL 0x0000000000000100ULL macro
H A Dhxge_txdma.c990 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_txdma_enable_channel()
997 HXGE_DEBUG_MSG((hxgep, DMA_CTL, "<== hxge_txdma_enable_channel")); in hxge_txdma_enable_channel()
1005 HXGE_DEBUG_MSG((hxgep, DMA_CTL, in hxge_txdma_disable_channel()
/titanic_50/usr/src/uts/common/sys/nxge/
H A Dnxge_common_impl.h67 #define DMA_CTL 0x0000000000000400ULL macro