Home
last modified time | relevance | path

Searched refs:CSR_EECTL (Results 1 – 4 of 4) sorted by relevance

/titanic_50/usr/src/uts/common/io/efe/
H A Defe.c1584 PUTCSR(efep, CSR_EECTL, EECTL_ENABLE | EECTL_EECS); in efe_eeprom_read()
1587 addrlen = (GETCSR(efep, CSR_EECTL) & EECTL_SIZE ? in efe_eeprom_read()
1621 PUTCSR(efep, CSR_EECTL, EECTL_ENABLE); in efe_eeprom_readw()
1630 PUTCSR(efep, CSR_EECTL, EECTL_ENABLE | EECTL_EECS); in efe_eeprom_readbit()
1633 PUTCSR(efep, CSR_EECTL, EECTL_ENABLE | EECTL_EECS | in efe_eeprom_readbit()
1637 PUTCSR(efep, CSR_EECTL, EECTL_ENABLE | EECTL_EECS); in efe_eeprom_readbit()
1640 return (!!(GETCSR(efep, CSR_EECTL) & EECTL_EEDO)); in efe_eeprom_readbit()
1646 PUTCSR(efep, CSR_EECTL, EECTL_ENABLE | EECTL_EECS); in efe_eeprom_writebit()
1649 PUTCSR(efep, CSR_EECTL, EECTL_ENABLE | EECTL_EECS | in efe_eeprom_writebit()
1653 PUTCSR(efep, CSR_EECTL, EECTL_ENABLE | EECTL_EECS); in efe_eeprom_writebit()
H A Defe.h77 #define CSR_EECTL 0x14 /* EEPROM Control Register */ macro
/titanic_50/usr/src/uts/common/io/iprb/
H A Diprb.c598 PUT16(ip, CSR_EECTL, x | EEPROM_EECS); in iprb_eeprom_sendbits()
600 PUT16(ip, CSR_EECTL, x | EEPROM_EESK | EEPROM_EECS); in iprb_eeprom_sendbits()
602 PUT16(ip, CSR_EECTL, x | EEPROM_EECS); in iprb_eeprom_sendbits()
625 PUT16(ip, CSR_EECTL, EEPROM_EECS); in iprb_eeprom_read()
633 PUT16(ip, CSR_EECTL, x | EEPROM_EECS); in iprb_eeprom_read()
635 PUT16(ip, CSR_EECTL, x | EEPROM_EESK | EEPROM_EECS); in iprb_eeprom_read()
637 PUT16(ip, CSR_EECTL, x | EEPROM_EECS); in iprb_eeprom_read()
642 if ((GET16(ip, CSR_EECTL) & EEPROM_EEDO) == 0) { in iprb_eeprom_read()
659 PUT16(ip, CSR_EECTL, EEPROM_EECS | EEPROM_EESK); in iprb_eeprom_read()
661 if (GET16(ip, CSR_EECTL) & EEPROM_EEDO) in iprb_eeprom_read()
[all …]
H A Diprb.h153 #define CSR_EECTL 0x0e macro