Home
last modified time | relevance | path

Searched refs:CPU_INTR_ACTV_HIGH_LEVEL_MASK (Results 1 – 5 of 5) sorted by relevance

/titanic_50/usr/src/uts/i86pc/sys/
H A Dapix.h137 (apixs[(cpu)->cpu_id]->x_intr_pending & CPU_INTR_ACTV_HIGH_LEVEL_MASK)
139 (apixs[(cpu)->cpu_id]->x_intr_pending & ~CPU_INTR_ACTV_HIGH_LEVEL_MASK)
141 (((ushort_t)((cpu)->intr_actv)) & CPU_INTR_ACTV_HIGH_LEVEL_MASK)
143 (((ushort_t)((cpu)->intr_actv)) & ~CPU_INTR_ACTV_HIGH_LEVEL_MASK)
/titanic_50/usr/src/uts/intel/sys/
H A Dmachlock.h122 #define CPU_INTR_ACTV_HIGH_LEVEL_MASK 0xF800 macro
/titanic_50/usr/src/uts/i86pc/os/
H A Dintr.c551 mask = cpu->cpu_intr_actv & CPU_INTR_ACTV_HIGH_LEVEL_MASK; in hilevel_intr_prolog()
610 return (mask & CPU_INTR_ACTV_HIGH_LEVEL_MASK); in hilevel_intr_prolog()
664 mask = cpu->cpu_intr_actv & CPU_INTR_ACTV_HIGH_LEVEL_MASK; in hilevel_intr_epilog()
695 return (cpu->cpu_intr_actv & CPU_INTR_ACTV_HIGH_LEVEL_MASK); in hilevel_intr_epilog()
918 ASSERT((cpu->cpu_intr_actv & CPU_INTR_ACTV_HIGH_LEVEL_MASK) == 0); in intr_get_time()
/titanic_50/usr/src/uts/i86pc/ml/
H A Dgenassym.c79 CPU_INTR_ACTV_HIGH_LEVEL_MASK); in main()
/titanic_50/usr/src/uts/i86pc/io/apix/
H A Dapix_intr.c439 mask = cpu->cpu_intr_actv & CPU_INTR_ACTV_HIGH_LEVEL_MASK; in apix_hilevel_intr_prolog()
531 mask = cpu->cpu_intr_actv & CPU_INTR_ACTV_HIGH_LEVEL_MASK; in apix_hilevel_intr_epilog()