Home
last modified time | relevance | path

Searched refs:CMI_SUCCESS (Results 1 – 12 of 12) sorted by relevance

/titanic_50/usr/src/uts/intel/io/intel_nb5000/
H A Ddimm_addr.c111 rt = CMI_SUCCESS; in inb_patounum()
127 return (CMI_SUCCESS); in inb_unumtopa()
143 return (CMI_SUCCESS); in inb_unumtopa()
158 return (CMI_SUCCESS); in inb_unumtopa()
/titanic_50/usr/src/uts/i86pc/cpu/generic_cpu/
H A Dgcpu_mca.c1066 if (cmi_hdl_rdmsr(hdl, IA32_MSR_MCG_CAP, &cap) != CMI_SUCCESS) in gcpu_mca_init()
1715 CMI_SUCCESS || cmi_hdl_rdmsr(hdl, IA32_MSR_MCG_CAP, &cap) != in gcpu_mca_logout()
1716 CMI_SUCCESS) { in gcpu_mca_logout()
1767 CMI_SUCCESS) in gcpu_mca_logout()
1815 &status2)) == CMI_SUCCESS) { in gcpu_mca_logout()
1825 } else if (ispoll && err != CMI_SUCCESS) { in gcpu_mca_logout()
1920 CMI_SUCCESS || !(mcg_status & MCG_STATUS_MCIP)) in gcpu_mca_trap()
2003 errs += (cmi_hdl_wrmsr(hdl, msr, val) != CMI_SUCCESS); in gcpu_msrinject()
2009 return (errs == 0 ? CMI_SUCCESS : CMIERR_UNKNOWN); in gcpu_msrinject()
/titanic_50/usr/src/uts/i86pc/os/
H A Dcmi_hw.c701 *rcp = CMI_SUCCESS; in ntv_getcr4_xc()
725 *rcp = CMI_SUCCESS; in ntv_setcr4_xc()
752 *rcp = CMI_SUCCESS; in ntv_rdmsr_xc()
789 *rcp = CMI_SUCCESS; in ntv_wrmsr_xc()
808 return (CMI_SUCCESS); in ntv_wrmsr()
818 return (CMI_SUCCESS); in ntv_msrinterpose()
832 *rcp = CMI_SUCCESS; in ntv_int_xc()
1018 return (CMI_SUCCESS); in xpv_rdmsr()
1055 0 ? CMI_SUCCESS : CMIERR_NOTSUP); in xpv_wrmsr_cmn()
1742 return (CMI_SUCCESS); in cmi_hdl_rdmsr()
[all …]
H A Dcmi.c823 return (CMI_SUCCESS); in cmi_mc_register_global()
/titanic_50/usr/src/uts/i86pc/cpu/amd_opteron/
H A Dao_mca.c301 if (cmi_hdl_rdmsr(hdl, AMD_MSR_NB_MISC, &val) != CMI_SUCCESS) in nb_mcamisc_init()
737 CMI_SUCCESS) in ao_ms_ereport_add_logout()
762 if (cmi_hdl_wrmsr(hdl, msr, val) == CMI_SUCCESS) in ao_ms_msrinject()
825 if (cmi_hdl_rdmsr(hdl, MSR_AMD_HWCR, &hwcr) != CMI_SUCCESS) in ao_bankstatus_prewrite()
H A Dao_main.c70 if (cmi_hdl_rdmsr(hdl, IA32_MSR_MCG_CAP, &cap) != CMI_SUCCESS) in ao_ms_init()
/titanic_50/usr/src/uts/i86pc/cpu/authenticamd/
H A Dauthamd_main.c251 if (cmi_hdl_rdmsr(hdl, MSR_AMD_HWCR, &hwcr) != CMI_SUCCESS) in authamd_bankstatus_prewrite()
498 if (cmi_hdl_rdmsr(hdl, IA32_MSR_MCG_CAP, &cap) != CMI_SUCCESS) in authamd_init()
705 (uint64_t *)&nbm) != CMI_SUCCESS) in authamd_mca_init()
1116 if (cmi_hdl_wrmsr(hdl, msr, val) == CMI_SUCCESS) in authamd_msrinject()
/titanic_50/usr/src/uts/intel/sys/
H A Dcpu_module.h45 CMI_SUCCESS = 0, enumerator
/titanic_50/usr/src/uts/intel/io/
H A Ddevfm_machdep.c74 if ((err = cmi_mc_unumtopa(NULL, nvl, &pa)) != CMI_SUCCESS && in fm_get_paddr()
/titanic_50/usr/src/uts/intel/io/intel_nhm/
H A Dmem_addr.c687 return (CMI_SUCCESS); in nhm_patounum()
723 return (CMI_SUCCESS); in nhm_unumtopa()
783 rt = CMI_SUCCESS; in nhm_unumtopa()
/titanic_50/usr/src/uts/intel/io/mc-amd/
H A Dmcamd_drv.c1422 CMI_SUCCESS : CMIERR_MC_NOMEMSCRUB); in mc_scrubber_enable()
1512 CMI_SUCCESS : CMIERR_MC_NOMEMSCRUB); in mc_scrubber_enable()
1715 if (rc == CMI_SUCCESS && !mc_sw_scrub_disabled++) in mc_attach()
H A Dmcamd_subr.c434 return (CMI_SUCCESS); in mcamd_cmierr()