Home
last modified time | relevance | path

Searched refs:CACHE_LINE_SIZE (Results 1 – 3 of 3) sorted by relevance

/titanic_50/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_sp.c255 …rx->cache_line_alignment_log_size = (u8_t)LOG2(CACHE_LINE_SIZE/* TODO mm_get_cache_line_alignment(… in lm_eth_init_client_init_rx_data()
300 …>params.l2_cli_con_params[cid].lah_size - (u16_t)pdev->params.rcv_buffer_offset - CACHE_LINE_SIZE); in lm_eth_init_client_init_rx_data()
307 …_le16(MAX_L2_CLI_BUFFER_SIZE(pdev, cid) - (u16_t)pdev->params.rcv_buffer_offset - CACHE_LINE_SIZE); in lm_eth_init_client_init_rx_data()
H A Dlm_pf.c767 …client_init_data_virt->rx.cache_line_alignment_log_size = (u8_t)LOG2(CACHE_LINE_SIZE/* TODO mm_get… in lm_pf_init_vf_client_init_data()
/titanic_50/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/include/
H A Dlm5710.h333 #define CACHE_LINE_SIZE (CACHE_LINE_SIZE_MASK + 1) macro
769 …t + ETHERNET_PACKET_HEADER_SIZE+ ETHERNET_VLAN_TAG_SIZE + ETHERNET_LLC_SNAP_SIZE + CACHE_LINE_SIZE)