Home
last modified time | relevance | path

Searched refs:A_PCIE_MEM_ACCESS_BASE_WIN (Results 1 – 2 of 2) sorted by relevance

/titanic_50/usr/src/uts/common/io/cxgbe/t4nex/
H A Dt4_nexus.c1386 t4_write_reg(sc, PCIE_MEM_ACCESS_REG(A_PCIE_MEM_ACCESS_BASE_WIN, 0), in setup_memwin()
1390 t4_write_reg(sc, PCIE_MEM_ACCESS_REG(A_PCIE_MEM_ACCESS_BASE_WIN, 1), in setup_memwin()
1394 t4_write_reg(sc, PCIE_MEM_ACCESS_REG(A_PCIE_MEM_ACCESS_BASE_WIN, 2), in setup_memwin()
/titanic_50/usr/src/uts/common/io/cxgbe/common/
H A Dt4_regs.h2048 #define A_PCIE_MEM_ACCESS_BASE_WIN 0x3068 macro