Home
last modified time | relevance | path

Searched refs:sc_txq (Results 1 – 13 of 13) sorted by relevance

/titanic_44/usr/src/uts/common/io/rtw/
H A Drtw.c1165 txbf = list_head(&rsc->sc_txq[i].tx_free_list); in rtw_dma_free()
1168 list_remove(&rsc->sc_txq[i].tx_free_list, txbf); in rtw_dma_free()
1169 txbf = list_head(&rsc->sc_txq[i].tx_free_list); in rtw_dma_free()
1171 list_destroy(&rsc->sc_txq[i].tx_free_list); in rtw_dma_free()
1172 txbf = list_head(&rsc->sc_txq[i].tx_dirty_list); in rtw_dma_free()
1175 list_remove(&rsc->sc_txq[i].tx_dirty_list, txbf); in rtw_dma_free()
1176 txbf = list_head(&rsc->sc_txq[i].tx_dirty_list); in rtw_dma_free()
1178 list_destroy(&rsc->sc_txq[i].tx_dirty_list); in rtw_dma_free()
1180 if (rsc->sc_txq[i].txbuf_h != NULL) { in rtw_dma_free()
1181 kmem_free(rsc->sc_txq[i].txbuf_h, in rtw_dma_free()
[all …]
H A Drtwvar.h434 struct rtw_txq sc_txq[RTW_NTXPRI]; member
/titanic_44/usr/src/uts/common/io/arn/
H A Darn_xmit.c175 struct ath_txq *txq = &sc->sc_txq[tid->ac->qnum]; in arn_tx_pause_tid()
188 struct ath_txq *txq = &sc->sc_txq[tid->ac->qnum]; in arn_tx_resume_tid()
214 struct ath_txq *txq = &sc->sc_txq[tid->ac->qnum]; in arn_tx_flush_tid()
797 struct ath_txq *txq = &sc->sc_txq[txtid->ac->qnum]; in arn_tx_aggr_stop()
978 txq = &sc->sc_txq[qnum]; in arn_test_get_txq()
1551 arn_tx_stopdma(sc, &sc->sc_txq[i]); in arn_drain_txdataq()
1557 sc->sc_txq[i].axq_qnum); in arn_drain_txdataq()
1580 arn_tx_draintxq(sc, &sc->sc_txq[i]); in arn_drain_txdataq()
1627 if (qnum >= ARRAY_SIZE(sc->sc_txq)) { in arn_txq_setup()
1630 qnum, (unsigned int)ARRAY_SIZE(sc->sc_txq))); in arn_txq_setup()
[all …]
H A Darn_main.c1740 txq = &sc->sc_txq[i]; in arn_node_free()
2708 txq = &sc->sc_txq[arn_get_hal_qnum(ac, sc)]; in arn_tx_queue_update()
3330 mutex_destroy(&((&sc->sc_txq[i])->axq_lock)); in arn_attach()
3422 arn_tx_cleanupq(sc, &sc->sc_txq[i]); in arn_detach()
3423 mutex_destroy(&((&sc->sc_txq[i])->axq_lock)); in arn_detach()
3480 (void) ath9k_hw_stoptxdma(ah, sc->sc_txq[i].axq_qnum); in arn_quiesce()
H A Darn_core.h931 struct ath_txq sc_txq[ATH9K_NUM_TX_QUEUES]; member
/titanic_44/usr/src/uts/common/io/wpi/
H A Dwpivar.h151 wpi_tx_ring_t sc_txq[4]; member
H A Dwpi.c1178 err = wpi_alloc_tx_ring(sc, &sc->sc_txq[i], WPI_TX_RING_COUNT, in wpi_ring_init()
1207 wpi_free_tx_ring(sc, &sc->sc_txq[i]); in wpi_ring_free()
1773 wpi_tx_ring_t *ring = &sc->sc_txq[desc->qid & 0x3];
2086 (&sc->sc_txq[0]) : (&sc->sc_txq[1]);
3512 wpi_reset_tx_ring(sc, &sc->sc_txq[ac]);
/titanic_44/usr/src/uts/common/io/iwk/
H A Diwk2_var.h154 iwk_tx_ring_t sc_txq[IWK_NUM_QUEUES]; member
H A Diwk2.c1493 err = iwk_alloc_tx_ring(sc, &sc->sc_txq[i], TFD_TX_CMD_SLOTS, in iwk_ring_init()
1498 err = iwk_alloc_tx_ring(sc, &sc->sc_txq[IWK_CMD_QUEUE_NUM], in iwk_ring_init()
1518 iwk_free_tx_ring(sc, &sc->sc_txq[i]); in iwk_ring_free()
2189 iwk_tx_ring_t *ring = &sc->sc_txq[desc->hdr.qid & 0x3]; in iwk_tx_intr()
2651 ring = &sc->sc_txq[0]; in iwk_send()
3451 iwk_tx_ring_t *ring = &sc->sc_txq[IWK_CMD_QUEUE_NUM]; in iwk_cmd()
3640 iwk_tx_ring_t *ring = &sc->sc_txq[IWK_CMD_QUEUE_NUM]; in iwk_scan()
4207 sc->sc_txq[qid].dma_desc.cookie.dmac_address >> 8); in iwk_init()
4301 iwk_reset_tx_ring(sc, &sc->sc_txq[i]); in iwk_stop()
/titanic_44/usr/src/uts/common/io/iwh/
H A Diwh_var.h159 iwh_tx_ring_t sc_txq[IWH_NUM_QUEUES]; member
H A Diwh.c1759 err = iwh_alloc_tx_ring(sc, &sc->sc_txq[i], TFD_TX_CMD_SLOTS, in iwh_ring_init()
1769 err = iwh_alloc_tx_ring(sc, &sc->sc_txq[IWH_CMD_QUEUE_NUM], in iwh_ring_init()
1791 iwh_free_tx_ring(&sc->sc_txq[i]); in iwh_ring_free()
2441 iwh_tx_ring_t *ring = &sc->sc_txq[desc->hdr.qid & 0x3]; in iwh_tx_intr()
3160 ring = &sc->sc_txq[txq_id]; in iwh_send()
3920 iwh_tx_ring_t *ring = &sc->sc_txq[IWH_CMD_QUEUE_NUM]; in iwh_cmd()
4106 iwh_tx_ring_t *ring = &sc->sc_txq[IWH_CMD_QUEUE_NUM]; in iwh_scan()
4948 iwh_reset_tx_ring(sc, &sc->sc_txq[i]); in iwh_stop()
5659 sc->sc_txq[qid].dma_desc.cookie.dmac_address >> 8); in iwh_init_common()
/titanic_44/usr/src/uts/common/io/iwp/
H A Diwp_var.h177 iwp_tx_ring_t sc_txq[IWP_NUM_QUEUES]; member
H A Diwp.c1696 err = iwp_alloc_tx_ring(sc, &sc->sc_txq[i], TFD_TX_CMD_SLOTS, in iwp_ring_init()
1706 err = iwp_alloc_tx_ring(sc, &sc->sc_txq[IWP_CMD_QUEUE_NUM], in iwp_ring_init()
1728 iwp_free_tx_ring(&sc->sc_txq[i]); in iwp_ring_free()
2345 iwp_tx_ring_t *ring = &sc->sc_txq[desc->hdr.qid & 0x3]; in iwp_tx_intr()
2998 ring = &sc->sc_txq[0]; in iwp_send()
3739 iwp_tx_ring_t *ring = &sc->sc_txq[IWP_CMD_QUEUE_NUM]; in iwp_cmd()
3904 iwp_tx_ring_t *ring = &sc->sc_txq[IWP_CMD_QUEUE_NUM]; in iwp_scan()
4682 iwp_reset_tx_ring(sc, &sc->sc_txq[i]); in iwp_stop()
5190 sc->sc_txq[qid].dma_desc.cookie.dmac_address >> 8); in iwp_init_common()