Home
last modified time | relevance | path

Searched refs:sc_cachelsz (Results 1 – 12 of 12) sorted by relevance

/titanic_44/usr/src/uts/common/io/ral/
H A Drt2560_var.h170 uint16_t sc_cachelsz; member
H A Drt2560.c593 size = roundup(RAL_TXBUF_SIZE, sc->sc_cachelsz); in rt2560_alloc_tx_ring()
719 size = roundup(RAL_RXBUF_SIZE, sc->sc_cachelsz); in rt2560_alloc_rx_ring()
2397 sc->sc_cachelsz = cachelsz << 2; in rt2560_attach()
/titanic_44/usr/src/uts/common/io/rwd/
H A Drt2661_var.h109 uint16_t sc_cachelsz; member
H A Drt2661.c2865 sc->sc_cachelsz = cachelsz << 2; in rt2661_attach()
2866 sc->sc_dmabuf_size = roundup(IEEE80211_MAX_LEN, sc->sc_cachelsz); in rt2661_attach()
/titanic_44/usr/src/uts/common/io/rwn/
H A Drt2860_var.h192 uint16_t sc_cachelsz; member
H A Drt2860.c2868 sc->sc_cachelsz = cachelsz << 2; in rt2860_attach()
2869 sc->sc_dmabuf_size = roundup(IEEE80211_MAX_LEN, sc->sc_cachelsz); in rt2860_attach()
/titanic_44/usr/src/uts/common/io/rtw/
H A Drtwvar.h424 uint16_t sc_cachelsz; /* cache line size */ member
H A Drtw.c1220 IEEE80211_WEP_CRCLEN), rsc->sc_cachelsz); in rtw_dma_init()
3175 rsc->sc_cachelsz = csz << 2; in rtw_attach()
/titanic_44/usr/src/uts/common/io/mwl/
H A Dmwl_var.h508 uint16_t sc_cachelsz; member
H A Dmwl.c3860 sc->sc_cachelsz = csz << 2; in mwl_attach()
3861 sc->sc_dmabuf_size = roundup(IEEE80211_MAX_LEN, sc->sc_cachelsz); in mwl_attach()
/titanic_44/usr/src/uts/common/io/arn/
H A Darn_main.c468 min(sc->sc_cachelsz, (uint16_t)64)); in arn_desc_alloc()
471 roundup(IEEE80211_MAX_MPDU_LEN, min(sc->sc_cachelsz, (uint16_t)64)); in arn_desc_alloc()
474 roundup(IEEE80211_MAX_MPDU_LEN, min(sc->sc_cachelsz, (uint16_t)64)); in arn_desc_alloc()
2567 sc->sc_cachelsz = csz << 2; in arn_pci_config_cachesize()
H A Darn_core.h891 uint16_t sc_cachelsz; member