Home
last modified time | relevance | path

Searched refs:rxdctl (Results 1 – 3 of 3) sorted by relevance

/titanic_44/usr/src/uts/common/io/e1000g/
H A De1000g_rx.c154 uint32_t rxdctl; in e1000g_rx_setup() local
322 rxdctl = E1000_READ_REG(hw, E1000_RXDCTL(0)); in e1000g_rx_setup()
323 E1000_WRITE_REG(hw, E1000_RXDCTL(0), rxdctl | 0x3); in e1000g_rx_setup()
928 uint32_t rctl, rxdctl; in e1000g_flush_rx_ring() local
935 rxdctl = E1000_READ_REG(hw, E1000_RXDCTL(0)); in e1000g_flush_rx_ring()
937 rxdctl &= 0xffffc000; in e1000g_flush_rx_ring()
942 rxdctl |= (0x1F | (1 << 8) | E1000_RXDCTL_THRESH_UNIT_DESC); in e1000g_flush_rx_ring()
943 E1000_WRITE_REG(hw, E1000_RXDCTL(0), rxdctl); in e1000g_flush_rx_ring()
/titanic_44/usr/src/uts/common/io/igb/
H A Digb_main.c2102 uint32_t rxdctl; in igb_setup_rx_ring() local
2143 rxdctl = E1000_READ_REG(hw, E1000_RXDCTL(rx_ring->index)); in igb_setup_rx_ring()
2144 rxdctl &= igb->capab->rxdctl_mask; in igb_setup_rx_ring()
2145 rxdctl |= E1000_RXDCTL_QUEUE_ENABLE; in igb_setup_rx_ring()
2146 rxdctl |= 16; /* pthresh */ in igb_setup_rx_ring()
2147 rxdctl |= 8 << 8; /* hthresh */ in igb_setup_rx_ring()
2148 rxdctl |= 1 << 16; /* wthresh */ in igb_setup_rx_ring()
2149 E1000_WRITE_REG(hw, E1000_RXDCTL(rx_ring->index), rxdctl); in igb_setup_rx_ring()
/titanic_44/usr/src/uts/common/io/e1000api/
H A De1000_82575.c2148 u32 rctl, rlpml, rxdctl[4], rfctl, temp_rctl, rx_enabled; in e1000_rx_fifo_flush_82575() local
2164 rxdctl[i] = E1000_READ_REG(hw, E1000_RXDCTL(i)); in e1000_rx_fifo_flush_82575()
2166 rxdctl[i] & ~E1000_RXDCTL_QUEUE_ENABLE); in e1000_rx_fifo_flush_82575()
2203 E1000_WRITE_REG(hw, E1000_RXDCTL(i), rxdctl[i]); in e1000_rx_fifo_flush_82575()