Home
last modified time | relevance | path

Searched refs:r10 (Results 1 – 25 of 38) sorted by relevance

12

/titanic_44/usr/src/lib/libc/amd64/sys/
H A Dsyscall.s44 movq 32(%rbp), %r10
45 pushq %r10 /* arg7 */
46 movq 24(%rbp), %r10
47 pushq %r10 /* arg6 */
48 movq 8(%rbp), %r10
49 pushq %r10 /* return addr */
51 movq %rcx, %r10
72 movq %rcx, %r10
90 movq 40(%rbp), %r10
91 pushq %r10 /* arg7 */
[all …]
/titanic_44/usr/src/lib/libc/amd64/gen/
H A Dmemcmp.s141 mov 24 (%rsi), %r10
145 sub 24 (%rdi), %r10
148 or %r9, %r10
149 or %r8, %r10
220 mov 24 (%rsi), %r10
222 sub 24 (%rdi), %r10
223 or %r10, %r9
235 mov 56 (%rsi), %r10
237 sub 56 (%rdi), %r10
238 or %r10, %r9
[all …]
H A Dmemcpy.s122 movslq (%r11,%r8,4),%r10
123 lea (%r10,%r11,1),%r11
132 movslq (%r11,%r9,4),%r10
133 lea (%r10,%r11,1),%r11
307 movzwq 0x1(%rdx),%r10
322 movzwq (%rdx),%r10
344 mov 0x5(%rdx),%r10
346 mov %r10,0x5(%rcx)
357 mov 0x4(%rdx),%r10
359 mov %r10,0x4(%rcx)
[all …]
H A Dstrcmp.s112 lea LABEL(unaligned_table)(%rip), %r10
113 movslq (%r10, %r9, 4), %r9
114 lea (%r10, %r9), %r10
115 jmp *%r10 /* jump to corresponding case */
208 lea 1(%rdi), %r10
209 and $0xfff, %r10 /* offset into 4K page */
210 sub $0x1000, %r10 /* subtract 4K pagesize */
215 add $16, %r10
241 add $16, %r10
286 sub $0x1000, %r10 /* subtract 4K from %r10 */
[all …]
H A Dstrcpy.s67 lea -16(%r9), %r10
70 neg %r10 /* max src bytes remaining in current dqword */
134 lea -16(%rcx), %r10
136 neg %r10 /* max src bytes remaining in current dqword */
225 cmp %r10, %r8
251 cmp %r10, %r8
272 cmp %r10, %r8
298 cmp %r10, %r8
320 cmp %r10, %r8
337 cmp %r10, %r8
[all …]
/titanic_44/usr/src/common/bignum/amd64/
H A Dbignum_amd64_asm.s249 movq 0(%rdi), %r10 / r10 = r[0]
252 addq %r10, %rax
254 movq 8(%rdi), %r10 / prefetch r[1]
263 addq %r10, %rax
265 movq 16(%rdi), %r10 / prefetch r[2]
274 addq %r10, %rax
276 movq 24(%rdi), %r10 / prefetch r[3]
285 addq %r10, %rax
287 movq 32(%rdi), %r10 / prefetch r[4]
296 addq %r10, %rax
[all …]
/titanic_44/usr/src/uts/intel/ia32/ml/
H A Dcopy.s254 movq %rdi, %r10
255 orq %rsi, %r10
256 andq $NTA_ALIGN_MASK, %r10
257 orq %rdx, %r10
258 andq $COUNT_ALIGN_MASK, %r10
393 leaq L(fwdPxQx)(%rip), %r10
396 movslq (%r10,%rdx,4), %rcx
397 leaq (%rcx,%r10,1), %r10
398 jmpq *%r10
497 mov -0x40(%rdi), %r10
[all …]
H A Dhypersubr.s227 movq %r8, %r10 /* r10 = 4th arg */
238 movq %r8, %r10 /* r10 = 4th arg */
/titanic_44/usr/src/lib/commpage/amd64/
H A Dcp_subr.s351 movq _CONST(CP_HRESTIME + CP_HRESTIME_INCR)(%rdi), %r10
354 addq %rax, %r10 /* now.tv_nsec += nslt */
361 cmpq $NANOSEC, %r10
373 movq %r10, 0x8(%rsi)
386 addq %rax, %r10
396 subq %rax, %r10
400 subq $NANOSEC, %r10
402 cmpq $NANOSEC, %r10
/titanic_44/usr/src/uts/i86xpv/ml/
H A Damd64.il57 /* XXPV studio bug r10 is changed to eax by compiler */
63 movq %r8, %r10 / r10 = 4th arg
72 movq %r8, %r10 / r10 = 4th arg
/titanic_44/usr/src/common/crypto/aes/amd64/
H A Daes_intel.s425 CLEAR_TS_OR_PUSH_XMM0_TO_XMM6(%r10)
478 SET_TS_OR_POP_XMM0_TO_XMM6(%r10)
515 SET_TS_OR_POP_XMM0_TO_XMM6(%r10)
555 SET_TS_OR_POP_XMM0_TO_XMM6(%r10)
565 SET_TS_OR_POP_XMM0_TO_XMM6(%r10)
573 SET_TS_OR_POP_XMM0_TO_XMM6(%r10)
615 CLEAR_TS_OR_PUSH_XMM0_XMM1(%r10)
653 SET_TS_OR_POP_XMM0_XMM1(%r10)
708 CLEAR_TS_OR_PUSH_XMM0_XMM1(%r10)
765 SET_TS_OR_POP_XMM0_XMM1(%r10)
[all …]
/titanic_44/usr/src/common/crypto/arcfour/amd64/
H A Darcfour-x86_64.pl130 @XX=("%r8","%r10");
294 xor %r10,%r10
/titanic_44/usr/src/lib/libmvec/amd64/src/
H A D__vsqrtf.S60 movq %r8,%r10
61 shlq $2,%r10
69 addq %r10,%rcx
/titanic_44/usr/src/lib/libast/common/features/
H A Dsfio87 register int r11, r10, r9, r8, r7, r6;
88 r11 = r10 = r9 = r8 = r7 = r6 = -1;
90 asm("clrw r10");
95 if(sizeof(int) != sizeof(char*) || r11 || r10 || r9 || r8 || r7 || r6 )
/titanic_44/usr/src/uts/i86pc/ml/
H A Dsyscall_asm_amd64.s452 movq %r10, REGOFF_RCX(%rsp) /* wrapper: %rcx -> %r10 */
453 movq %r10, %rcx /* arg[3] for direct calls */
461 movq %r10, REGOFF_R10(%rsp)
468 movq %gs:CPU_RTMP_R15, %r10
469 movq %r10, REGOFF_R15(%rsp)
617 movq REGOFF_R10(%rsp), %r10
742 movq %r10, REGOFF_RSP(%rsp)
983 popq %r10
991 orq $PS_IE, %r10
992 movq %r10, REGOFF_RFL(%rsp)
H A Dfb_swtch_src.s147 xorq %r10, %r10
H A Dbios_call_src.s187 xorq %r10, %r10
/titanic_44/usr/src/lib/brand/shared/brand/amd64/
H A Dhandler.s84 movq %r10, EH_LOCALS_GREG(REG_R10)(%rbp)
169 movq %r10, %r8
188 movq EH_LOCALS_GREG(REG_R10)(%rbp), %r10 /* restore %r10 */
/titanic_44/usr/src/cmd/sgs/rtld/amd64/
H A Dboot_elf.s194 movq %r10, SPR10OFF(%rsp)
334 movq SPR10OFF(%rsp), %r10
448 movq SPR10OFF(%r11), %r10
485 movq SPR10OFF(%rsp), %r10
669 movq %r10, LSR10OFF(%rsp) /* call chain reg */
747 movq LSR10OFF(%rsp), %r10
H A Dboot.s143 movq %rbx,%r10
/titanic_44/usr/src/uts/common/xen/public/arch-x86/
H A Dxen-x86_64.h164 uint64_t r10; member
220 unsigned long r10; member
/titanic_44/usr/src/common/crypto/modes/amd64/
H A Dgcm_intel.s227 CLEAR_TS_OR_PUSH_XMM_REGISTERS(%r10)
333 SET_TS_OR_POP_XMM_REGISTERS(%r10)
/titanic_44/usr/src/uts/intel/amd64/sys/
H A Dprivregs.h157 movq %r10, REGOFF_R10(%rsp); \
191 movq REGOFF_R10(%rsp), %r10; \
/titanic_44/usr/src/uts/i86xpv/sys/
H A Dmachprivregs.h215 pushq %r10; \
217 popq %r10; \
/titanic_44/usr/src/lib/libc/amd64/inc/
H A DSYS.h55 movq %rcx, %r10; \

12