Searched refs:phy_read (Results 1 – 6 of 6) sorted by relevance
/titanic_44/usr/src/uts/common/io/mii/ |
H A D | mii_marvell.c | 156 reg = phy_read(ph, MVPHY_PSC); in mvphy_reset_88e3016() 193 reg = phy_read(ph, MII_CONTROL); in mvphy_loop_88e3016() 197 reg = phy_read(ph, MVPHY_PSC); in mvphy_loop_88e3016() 215 reg = phy_read(ph, MVPHY_PSC); in mvphy_reset_88e3082() 233 reg = phy_read(ph, MVPHY_PSC); in mvphy_reset_88e1149() 294 reg = phy_read(ph, MVPHY_PSC); in mvphy_reset_88e1116() 325 reg = phy_read(ph, MVPHY_PSC); in mvphy_reset_88e1118() 342 reg = phy_read(ph, MVPHY_PSC); in mvphy_reset_88e1111() 364 if (phy_read(ph, MVPHY_EPSS) & MV_EPSS_FCRESOL) { in mvphy_reset_88e1112() 369 page = phy_read(ph, MVPHY_EADR); in mvphy_reset_88e1112() [all …]
|
H A D | miipriv.h | 36 phy_write(phy, reg, phy_read(phy, reg) | (bit)) 38 phy_write(phy, reg, phy_read(phy, reg) & ~(bit)) 167 uint16_t phy_read(phy_handle_t *, uint8_t);
|
H A D | mii_realtek.c | 78 s = phy_read(ph, MII_VENDOR(0)); in rtl8139_check() 105 s = phy_read(ph, MII_VENDOR(9)); in rtl8201_check()
|
H A D | mii.c | 1063 phy_read(phy_handle_t *ph, uint8_t reg) in phy_read() function 1111 if ((phy_read(ph, MII_CONTROL) & MII_CONTROL_RESET) == 0) { in phy_reset() 1383 status = phy_read(ph, MII_STATUS); in phy_check() 1384 control = phy_read(ph, MII_CONTROL); in phy_check() 1387 lpar = phy_read(ph, MII_AN_LPABLE); in phy_check() 1388 anexp = phy_read(ph, MII_AN_EXPANSION); in phy_check() 1399 if ((status != phy_read(ph, MII_STATUS)) && debounces) { in phy_check() 1526 msstat = phy_read(ph, MII_MSSTATUS); in phy_check() 1668 bmsr = phy_read(ph, MII_STATUS); in _mii_probe_phy() 1669 bmsr = phy_read(ph, MII_STATUS); in _mii_probe_phy() [all …]
|
H A D | mii_qualsemi.c | 82 val = phy_read(ph, QS_BTXPC); in qs6612_check()
|
/titanic_44/usr/src/grub/grub-0.97/netboot/ |
H A D | davicom.c | 167 static int phy_read(int); 208 static int phy_read(int location) in phy_read() function 331 if ( (phy_read(3) & 0xfff0) == 0xb900 ) { in HPNA_process() 332 if ( phy_read(31) == 0x4404 ) { in HPNA_process() 334 if (phy_read(3) == 0xb901) in HPNA_process() 338 phy_write(25, ((phy_read(24) + 3) & 0xff) | 0xf000); in HPNA_process() 342 phy_write(25, (phy_read(25) & 0xff00) + 2); in HPNA_process() 363 while ( ((phy_read(1) & 0x24)!=0x24) && (currticks() < to)) in davicom_media_chk() 366 if ( (phy_read(1) & 0x24) == 0x24 ) { in davicom_media_chk() 367 if (phy_read(17) & 0xa000) in davicom_media_chk()
|