Home
last modified time | relevance | path

Searched refs:is_genregs (Results 1 – 4 of 4) sorted by relevance

/titanic_44/usr/src/uts/i86pc/io/ioat/
H A Dioat.c404 e = ddi_regs_map_setup(state->is_dip, 1, (caddr_t *)&state->is_genregs, in ioat_chip_init()
412 &state->is_genregs[IOAT_CHANCNT]); in ioat_chip_init()
423 &state->is_genregs[IOAT_XFERCAP]); in ioat_chip_init()
425 (uint16_t *)&state->is_genregs[IOAT_PERPORT_OFF]); in ioat_chip_init()
427 &state->is_genregs[IOAT_CBVER]); in ioat_chip_init()
429 (uint16_t *)&state->is_genregs[IOAT_INTRDELAY]); in ioat_chip_init()
431 (uint16_t *)&state->is_genregs[IOAT_CSSTATUS]); in ioat_chip_init()
433 (uint32_t *)&state->is_genregs[IOAT_DMACAPABILITY]); in ioat_chip_init()
593 (uint32_t *)&state->is_genregs[IOAT_ATTNSTATUS]); in ioat_intr_enable()
596 (uint32_t *)&state->is_genregs[IOAT_ATTNSTATUS], in ioat_intr_enable()
[all …]
H A Dioat_ioctl.c125 (uint8_t *)&state->is_genregs[rdreg.addr]); in ioat_ioctl_rdreg()
129 (uint16_t *)&state->is_genregs[rdreg.addr]); in ioat_ioctl_rdreg()
133 (uint32_t *)&state->is_genregs[rdreg.addr]); in ioat_ioctl_rdreg()
137 (uint64_t *)&state->is_genregs[rdreg.addr]); in ioat_ioctl_rdreg()
175 (uint8_t *)&state->is_genregs[wrreg.addr], in ioat_ioctl_wrreg()
180 (uint16_t *)&state->is_genregs[wrreg.addr], in ioat_ioctl_wrreg()
185 (uint32_t *)&state->is_genregs[wrreg.addr], in ioat_ioctl_wrreg()
190 (uint64_t *)&state->is_genregs[wrreg.addr], in ioat_ioctl_wrreg()
H A Dioat_chan.c122 ((uintptr_t)state->is_genregs + in ioat_channel_init()
/titanic_44/usr/src/uts/i86pc/sys/
H A Dioat.h302 uint8_t *is_genregs; member