Home
last modified time | relevance | path

Searched refs:dtlb_parity_trap (Results 1 – 4 of 4) sorted by relevance

/titanic_44/usr/src/uts/sun4v/sys/
H A Dcpu_module.h101 #pragma weak dtlb_parity_trap macro
102 void dtlb_parity_trap(void);
/titanic_44/usr/src/uts/sun4u/sys/
H A Dcpu_module.h179 #pragma weak dtlb_parity_trap macro
180 void dtlb_parity_trap(void);
/titanic_44/usr/src/uts/sun4u/cpu/
H A Dus3_cheetahplus_asm.s781 dtlb_parity_trap(void)
786 ENTRY_NP(dtlb_parity_trap)
968 SET_SIZE(dtlb_parity_trap)
/titanic_44/usr/src/uts/sun4u/ml/
H A Dtrap_table.s1676 .weak dtlb_parity_trap
1681 set dtlb_parity_trap, %g4