Home
last modified time | relevance | path

Searched refs:cp_eax (Results 1 – 11 of 11) sorted by relevance

/titanic_44/usr/src/uts/i86pc/os/
H A Dcpuid.c375 #define CPI_FAMILY_XTD(cpi) BITX((cpi)->cpi_std[1].cp_eax, 27, 20)
376 #define CPI_MODEL_XTD(cpi) BITX((cpi)->cpi_std[1].cp_eax, 19, 16)
377 #define CPI_TYPE(cpi) BITX((cpi)->cpi_std[1].cp_eax, 13, 12)
378 #define CPI_FAMILY(cpi) BITX((cpi)->cpi_std[1].cp_eax, 11, 8)
379 #define CPI_STEP(cpi) BITX((cpi)->cpi_std[1].cp_eax, 3, 0)
380 #define CPI_MODEL(cpi) BITX((cpi)->cpi_std[1].cp_eax, 7, 4)
402 #define CPI_NUM_CORES(regs) BITX((regs)->cp_eax, 31, 26)
403 #define CPI_NTHR_SHR_CACHE(regs) BITX((regs)->cp_eax, 25, 14)
404 #define CPI_FULL_ASSOC_CACHE(regs) BITX((regs)->cp_eax, 9, 9)
405 #define CPI_SELF_INIT_CACHE(regs) BITX((regs)->cp_eax, 8, 8)
[all …]
H A Dxpv_platform.c117 cp.cp_eax = base; in xen_hvm_init()
125 cp.cp_eax >= (base + 2)) in xen_hvm_init()
136 cp.cp_eax = base + 1; in xen_hvm_init()
138 xen_major = cp.cp_eax >> 16; in xen_hvm_init()
139 xen_minor = cp.cp_eax & 0xffff; in xen_hvm_init()
158 cp.cp_eax = base + 2; in xen_hvm_init()
H A Dpci_mech1_amd.c52 cp.cp_eax = 0; in pci_check_amd_ioecs()
64 cp.cp_eax = 1; in pci_check_amd_ioecs()
66 family = ((cp.cp_eax >> 8) & 0xf) + ((cp.cp_eax >> 20) & 0xff); in pci_check_amd_ioecs()
H A Dcpuid_subr.c408 cp.cp_eax = 0x80000001; in synth_amd_info()
/titanic_44/usr/src/uts/intel/ia32/os/
H A Dcpc_subr.c130 cpuid.cp_eax = 0x0; in kcpc_hw_init()
132 if (cpuid.cp_eax < 0xa) { in kcpc_hw_init()
135 cpuid.cp_eax = 0xa; in kcpc_hw_init()
138 versionid = cpuid.cp_eax & 0xFF; in kcpc_hw_init()
/titanic_44/usr/src/uts/i86pc/os/cpupm/
H A Dspeedstep.c287 cpu_regs.cp_eax = 0x1; in speedstep_supported()
310 cpu_regs.cp_eax = 0x6; in speedstep_turbo_supported()
312 if (!(cpu_regs.cp_eax & CPUID_TURBO_SUPPORT)) { in speedstep_turbo_supported()
H A Dpwrnow.c249 cpu_regs.cp_eax = 0x80000007; in pwrnow_supported()
288 cpu_regs.cp_eax = 0x80000007; in pwrnow_cpb_supported()
/titanic_44/usr/src/uts/intel/pcbe/
H A Dcore_pcbe.c634 cp.cp_eax = 0x0; in core_pcbe_init()
638 if (cp.cp_eax < 0xa) { in core_pcbe_init()
643 cp.cp_eax = 0xa; in core_pcbe_init()
646 versionid = cp.cp_eax & 0xFF; in core_pcbe_init()
725 num_gpc = (cp.cp_eax >> 8) & 0xFF; in core_pcbe_init()
726 width_gpc = (cp.cp_eax >> 16) & 0xFF; in core_pcbe_init()
777 arch_events_vector_length = (cp.cp_eax >> 24) & 0xFF; in core_pcbe_init()
/titanic_44/usr/src/uts/common/io/
H A Dcpuid_drv.c130 crs.cp_eax = (uint32_t)uoff; in cpuid_read()
/titanic_44/usr/src/lib/libgrubmgmt/common/
H A Dlibgrub_cmd.c69 uint32_t cp_eax, cp_ebx, cp_ecx, cp_edx; in cpuid_64bit_capable() member
/titanic_44/usr/src/uts/intel/sys/
H A Dx86_archext.h735 uint32_t cp_eax; member