Home
last modified time | relevance | path

Searched refs:chnl (Results 1 – 5 of 5) sorted by relevance

/titanic_44/usr/src/uts/common/io/
H A Di8237A.c115 static void dEISA_setchain(ddi_dma_cookie_t *cp, int chnl);
156 d37A_dma_valid(int chnl) in d37A_dma_valid() argument
159 if (chnl == 4) in d37A_dma_valid()
173 d37A_dma_release(int chnl) in d37A_dma_release() argument
176 if (chnl == 4) in d37A_dma_release()
179 d37A_chnl_mode[chnl] = DMAE_TRANS_SNGL; in d37A_dma_release()
190 d37A_dma_disable(int chnl) in d37A_dma_disable() argument
193 chnl, chan_addr[chnl].mask_reg)); in d37A_dma_disable()
195 outb(chan_addr[chnl].mask_reg, (chnl & 3) | DMA_SETMSK); in d37A_dma_disable()
208 d37A_dma_enable(int chnl) in d37A_dma_enable() argument
[all …]
H A Ddma_engine.c85 int chnl; in i_dmae_init() local
90 for (chnl = 0; chnl < NCHANS; chnl++) { in i_dmae_init()
91 sema_init(&dmae_stat[chnl].dch_lock, 1, NULL, SEMA_DRIVER, in i_dmae_init()
107 i_dmae_acquire(dev_info_t *dip, int chnl, int (*dmae_waitfp)(), caddr_t arg) in i_dmae_acquire() argument
113 chnl, (void *)dmae_waitfp)); in i_dmae_acquire()
115 if (!d37A_dma_valid(chnl)) in i_dmae_acquire()
119 sema_p(&dmae_stat[chnl].dch_lock); in i_dmae_acquire()
120 } else if (sema_tryp(&dmae_stat[chnl].dch_lock) == 0) { in i_dmae_acquire()
122 dprintf(("_dma_acquire: channel %d is busy.\n", chnl)); in i_dmae_acquire()
125 &dmae_call_list[chnl]); in i_dmae_acquire()
[all …]
/titanic_44/usr/src/uts/common/sys/
H A Ddma_engine.h121 extern void i_dmae_get_chan_stat(dev_info_t *dip, int chnl,
188 int ddi_dmae_alloc(dev_info_t *dip, int chnl, int (*dmae_waitfp)(),
198 int ddi_dmae_release(dev_info_t *dip, int chnl);
207 int ddi_dmae_1stparty(dev_info_t *dip, int chnl);
233 ddi_dma_cookie_t *cookiep, int chnl);
236 ddi_dma_cookie_t *cookiep, int chnl);
238 int ddi_dmae_swstart(dev_info_t *dip, int chnl);
246 int ddi_dmae_stop(dev_info_t *dip, int chnl);
255 int ddi_dmae_enable(dev_info_t *dip, int chnl);
263 int ddi_dmae_disable(dev_info_t *dip, int chnl);
[all …]
/titanic_44/usr/src/uts/intel/ia32/os/
H A Dddi_i86.c47 ddi_dmae_alloc(dev_info_t *dip, int chnl, int (*dmae_waitfp)(), caddr_t arg) in ddi_dmae_alloc() argument
51 (caddr_t *)(uintptr_t)chnl, 0)); in ddi_dmae_alloc()
55 ddi_dmae_release(dev_info_t *dip, int chnl) in ddi_dmae_release() argument
58 (caddr_t *)(uintptr_t)chnl, 0)); in ddi_dmae_release()
69 ddi_dmae_1stparty(dev_info_t *dip, int chnl) in ddi_dmae_1stparty() argument
72 (caddr_t *)(uintptr_t)chnl, 0)); in ddi_dmae_1stparty()
77 ddi_dma_cookie_t *cookiep, int chnl) in ddi_dmae_prog() argument
80 (size_t *)cookiep, (caddr_t *)(uintptr_t)chnl, 0)); in ddi_dmae_prog()
85 ddi_dma_cookie_t *cookiep, int chnl) in ddi_dmae_swsetup() argument
88 (size_t *)cookiep, (caddr_t *)(uintptr_t)chnl, 0)); in ddi_dmae_swsetup()
[all …]
/titanic_44/usr/src/uts/common/io/bnxe/577xx/hsi/mcp/
H A Dncsi_basic_types.h535 u32_t chnl : 8; member