Home
last modified time | relevance | path

Searched refs:chip_id (Results 1 – 20 of 20) sorted by relevance

/titanic_44/usr/src/cmd/luxadm/
H A Dqlgcupdate.c146 uint16_t chip_id = 0, file_id = 0; in q_qlgc_update() local
291 &chip_id) == 0) { in q_qlgc_update()
300 chip_id = 0x0; in q_qlgc_update()
350 if (chip_id == 0) { in q_qlgc_update()
353 } else if (chip_id - file_id != 0) { in q_qlgc_update()
399 q_findversion(int verbose, int index, uchar_t *version, uint16_t *chip_id) in q_findversion() argument
444 index+1, *chip_id); in q_findversion()
492 *chip_id = 0x2100; in q_findversion()
494 *chip_id = 0x2200; in q_findversion()
496 *chip_id = SBUS_CHIP_ID; in q_findversion()
[all …]
/titanic_44/usr/src/uts/common/io/bnxe/577xx/common/
H A Dbnxe_clc.c879 if (!CHIP_IS_E3B0(params->chip_id)) { in elink_ets_e3b0_disabled()
903 if ((CHIP_IS_E2(params->chip_id)) || (CHIP_IS_E3A0(params->chip_id))) in elink_ets_disabled()
905 else if (CHIP_IS_E3B0(params->chip_id)) in elink_ets_disabled()
1279 if (!CHIP_IS_E3B0(params->chip_id)) { in elink_ets_e3b0_config()
1606 static void elink_set_mdio_clk(struct elink_dev *cb, u32 chip_id, in elink_set_mdio_clk() argument
1616 if (ELINK_USES_WARPCORE(chip_id)) in elink_set_mdio_clk()
1660 elink_set_mdio_clk(cb, params->chip_id, in elink_set_mdio_emac_per_phy()
1853 if (((CHIP_NUM(params->chip_id) == CHIP_NUM_57840_4_10) || in elink_xmac_init()
1854 (CHIP_NUM(params->chip_id) == CHIP_NUM_57840_2_20) || in elink_xmac_init()
1855 (CHIP_NUM(params->chip_id) == CHIP_NUM_57840_OBSOLETE)) && in elink_xmac_init()
[all …]
/titanic_44/usr/src/grub/grub-0.97/netboot/
H A Dvia-rhine.c638 int chip_id; member
657 int chip_id, int options);
897 if (tp->chip_id == 0x3065) in rhine_irq()
947 rhine_probe1 (struct nic *nic, int ioaddr, int chip_id, int options) in rhine_probe1() argument
960 if((chip_id != 0x3043) && (chip_id != 0x6100)) { in rhine_probe1()
965 , chip_id); in rhine_probe1()
1056 tp->chip_id = chip_id; in rhine_probe1()
1209 if (tp->chip_id == 0x3065) in rhine_poll()
H A Dtulip.c407 int chip_id; /* index into tulip_tbl[] */ member
577 if (tp->chip_id == LC82C168) { in mdio_read()
588 if (tp->chip_id == COMET) { in mdio_read()
637 if (tp->chip_id == LC82C168) { in mdio_write()
647 if (tp->chip_id == COMET) { in mdio_write()
788 } else if (tp->chip_id == DC21041) { in parse_eeprom()
982 if (tp->chip_id == PNIC2) { in tulip_reset()
1006 } else if (tp->chip_id == COMET) { in tulip_reset()
1058 if (tp->chip_id == LC82C168) in tulip_reset()
1384 tp->chip_id = chip_idx; in tulip_probe()
[all …]
H A Dw89c840.c237 int chip_id, drv_flags; member
/titanic_44/usr/src/cmd/cpc/common/
H A Dcpustat.c75 int chip_id; member
351 int designee = chip_designees[gstate[cpuid].chip_id]; in print_sample()
379 (chip_designees[gstate[i].chip_id] == cpuid)) in print_sample()
433 if (smt && chip_designees[state->chip_id] != state->cpuid) in gtick()
661 gstate[i].chip_id = get_chipid(kc, c); in cpustat()
662 if (gstate[i].chip_id != -1 && in cpustat()
663 chip_designees[gstate[i].chip_id] == -1) in cpustat()
664 chip_designees[gstate[i].chip_id] = c; in cpustat()
/titanic_44/usr/src/lib/fm/topo/modules/sun4u/chip/
H A Dchip_sun4u.c180 int i, err, chip_id, nerr = 0; in cpu_create() local
197 if ((chip_id = cpu_kstat_init(chip, i)) < 0) in cpu_create()
209 (topo_instance_t)chip_id, NULL, auth, NULL, NULL, s); in cpu_create()
/titanic_44/usr/src/uts/common/io/bnxe/577xx/hsi/hw/include/
H A Dclc.h399 u32 chip_id; member
569 u32 shmem2_base_path[], u32 chip_id, u8 one_port_enabled);
691 u32 chip_id, u32 shmem_base, u32 shmem2_base,
711 u32 chip_id,
/titanic_44/usr/src/cmd/fm/modules/sun4v/generic-mem/
H A Dgmem_dimm.c136 uint32_t chip_id; in gmem_dimm_create() local
148 (void) gmem_find_dimm_chip(det, &chip_id); in gmem_dimm_create()
160 dimm->dimm_chipid = chip_id; in gmem_dimm_create()
/titanic_44/usr/src/cmd/perl/contrib/Sun/Solaris/Pg/
H A DPg.pm1151 my $chip_id = $ci->{chip_id};
1155 push(@{$hw_mapping->{chip}->{$chip_id}}, $id)
1156 if defined $chip_id;
/titanic_44/usr/src/uts/common/io/ntxn/
H A Dunm_brdcfg.h127 __uint32_t chip_id; member
H A Dunm_nic_hw.c2109 board_info->chip_id); in unm_nic_flash_print()
/titanic_44/usr/src/uts/sun4u/io/pci/
H A Dpcisch.c94 uint32_t chip_id = pci_identity_init(pci_p); in pci_obj_setup() local
95 uint32_t cmn_id = PCI_CMN_ID(ID_CHIP_TYPE(chip_id), pci_p->pci_id); in pci_obj_setup()
126 cmn_p->pci_chip_id = chip_id; in pci_obj_setup()
1107 uint32_t chip_id = PCI_CHIP_ID(pci_p); in pci_cb_setup() local
1108 DEBUG1(DBG_ATTACH, dip, "cb_create: chip id %d\n", chip_id); in pci_cb_setup()
1125 if (chip_id == TOMATILLO_VER_20 || chip_id == TOMATILLO_VER_21) in pci_cb_setup()
1126 cmn_err(CE_WARN, "Unsupported Tomatillo rev (%x)", chip_id); in pci_cb_setup()
1128 if (chip_id < SCHIZO_VER_23) in pci_cb_setup()
/titanic_44/usr/src/uts/common/io/nxge/
H A Dnxge_mac.c578 uint16_t chip_id = 0; in nxge_setup_xcvr_table() local
823 chip_id = MRVL88X201X_CHIP_ID; in nxge_setup_xcvr_table()
826 "Chip ID MARVELL [0x%x] for 10G xcvr", chip_id)); in nxge_setup_xcvr_table()
829 chip_id = NLP2020_CHIP_ID; in nxge_setup_xcvr_table()
832 "Chip ID AEL2020 [0x%x] for 10G xcvr", chip_id)); in nxge_setup_xcvr_table()
835 &chip_id)) == NXGE_OK) { in nxge_setup_xcvr_table()
837 switch (chip_id) { in nxge_setup_xcvr_table()
842 chip_id)); in nxge_setup_xcvr_table()
848 chip_id)); in nxge_setup_xcvr_table()
854 chip_id)); in nxge_setup_xcvr_table()
[all …]
/titanic_44/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_devinfo.c633 CHIP_NUM_SET(pdev->hw_info.chip_id,val); in lm_get_chip_id_and_mode()
639 switch (pdev->hw_info.chip_id) in lm_get_chip_id_and_mode()
642 pdev->hw_info.chip_id = CHIP_NUM_57811; in lm_get_chip_id_and_mode()
645 pdev->hw_info.chip_id = CHIP_NUM_57811_MF; in lm_get_chip_id_and_mode()
648 … DbgMessage(pdev, FATAL, "Un-supported chip id for OTP: %d\n", pdev->hw_info.chip_id); in lm_get_chip_id_and_mode()
658 pdev->hw_info.chip_id |= chip_rev; in lm_get_chip_id_and_mode()
676 pdev->hw_info.chip_id |= (val & 0xff) << 4; in lm_get_chip_id_and_mode()
678 pdev->hw_info.chip_id |= (val & 0xf); in lm_get_chip_id_and_mode()
679 DbgMessage(pdev, INFORMi , "chip id 0x%x\n", pdev->hw_info.chip_id); in lm_get_chip_id_and_mode()
2711 pdev->params.link.chip_id = pdev->hw_info.chip_id; in init_link_params()
[all …]
H A Dlm_hw_init_reset.c819 const u32_t chip_id, in lm_reset_device_if_undi_func_hide_helper() argument
836 if( CHIP_IS_E1_PARAM(chip_id) ) in lm_reset_device_if_undi_func_hide_helper()
842 if( CHIP_IS_E1x_PARAM(chip_id) ) in lm_reset_device_if_undi_func_hide_helper()
/titanic_44/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/include/
H A Dlm5710.h1634 u32_t chip_id; /* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */ member
1636 #define CHIP_NUM(_p) (((_p)->hw_info.chip_id) & 0xffff0000)
1689 #define CHIP_REV(_p) (((_p)->hw_info.chip_id) & CHIP_REV_MASK)
1706 #define CHIP_METAL(_p) (((_p)->hw_info.chip_id) & 0x00000ff0)
1707 #define CHIP_BONDING(_p) (((_p)->hw_info.chip_id) & 0x0000000f)
1709 #define CHIP_ID(_p) (((_p)->hw_info.chip_id) & 0xfffffff0)
1725 #define CHIP_BOND_ID(_p) (((_p)->hw_info.chip_id) & 0xf)
/titanic_44/usr/src/uts/common/sys/nxge/
H A Dnxge.h650 uint16_t chip_id; member
/titanic_44/usr/src/uts/common/io/bnxe/
H A Dbnxe_main.c684 pUM->lm_dev.hw_info.chip_id); in BnxeAttachDevice()
/titanic_44/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/vf/channel_vf/
H A Dlm_vf.c117 response->pfdev_info.chip_num = pdev->hw_info.chip_id;//CHIP_NUM(pdev); in lm_pf_vf_fill_acquire_response()
1634 pdev->hw_info.chip_id = presp->pfdev_info.chip_num; in lm_vf_pf_acquire_msg()
1740 pdev->hw_info.chip_id = presp->pfdev_info.chip_num; in lm_vf_pf_acquire_msg()