Home
last modified time | relevance | path

Searched refs:TX_CTL (Results 1 – 10 of 10) sorted by relevance

/titanic_44/usr/src/uts/common/io/hxge/
H A Dhxge_txdma.c158 HXGE_DEBUG_MSG((hxgep, TX_CTL, " ==> hxge_reset_txdma_channel")); in hxge_reset_txdma_channel()
177 HXGE_DEBUG_MSG((hxgep, TX_CTL, " <== hxge_reset_txdma_channel")); in hxge_reset_txdma_channel()
267 HXGE_DEBUG_MSG((NULL, TX_CTL, "==> hxge_fill_tx_hdr: mp $%p", mp)); in hxge_fill_tx_hdr()
275 HXGE_DEBUG_MSG((NULL, TX_CTL, in hxge_fill_tx_hdr()
292 HXGE_DEBUG_MSG((NULL, TX_CTL, in hxge_fill_tx_hdr()
298 HXGE_DEBUG_MSG((NULL, TX_CTL, in hxge_fill_tx_hdr()
305 HXGE_DEBUG_MSG((NULL, TX_CTL, in hxge_fill_tx_hdr()
311 HXGE_DEBUG_MSG((NULL, TX_CTL, in hxge_fill_tx_hdr()
324 HXGE_DEBUG_MSG((NULL, TX_CTL, in hxge_fill_tx_hdr()
373 HXGE_DEBUG_MSG((NULL, TX_CTL, "==> hxge_fill_tx_hdr: IPv4 " in hxge_fill_tx_hdr()
[all …]
H A Dhxge_send.c149 HXGE_DEBUG_MSG((hxgep, TX_CTL, in hxge_start()
151 HXGE_DEBUG_MSG((hxgep, TX_CTL, in hxge_start()
160 HXGE_DEBUG_MSG((hxgep, TX_CTL, "==> hxge_start: " in hxge_start()
177 HXGE_DEBUG_MSG((hxgep, TX_CTL, in hxge_start()
190 HXGE_DEBUG_MSG((hxgep, TX_CTL, in hxge_start()
198 HXGE_DEBUG_MSG((hxgep, TX_CTL, in hxge_start()
203 HXGE_DEBUG_MSG((hxgep, TX_CTL, in hxge_start()
213 HXGE_DEBUG_MSG((hxgep, TX_CTL, in hxge_start()
218 HXGE_DEBUG_MSG((hxgep, TX_CTL, in hxge_start()
220 HXGE_DEBUG_MSG((hxgep, TX_CTL, in hxge_start()
[all …]
H A Dhxge_common_impl.h38 #define TX_CTL 0x0000000000000002ULL macro
/titanic_44/usr/src/uts/common/io/nxge/
H A Dnxge_send.c203 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_start()
205 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_start()
218 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_start()
239 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_start()
251 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_start()
259 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_start()
263 NXGE_ERROR_MSG((nxgep, TX_CTL, in nxge_start()
269 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_start()
290 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_start()
328 NXGE_DEBUG_MSG((nxgep, TX_CTL, "==> nxge_start: " in nxge_start()
[all …]
H A Dnxge_txdma.c269 NXGE_DEBUG_MSG((nxgep, TX_CTL, " ==> nxge_reset_txdma_channel")); in nxge_reset_txdma_channel()
290 NXGE_DEBUG_MSG((nxgep, TX_CTL, " <== nxge_reset_txdma_channel")); in nxge_reset_txdma_channel()
474 NXGE_DEBUG_MSG((NULL, TX_CTL, "==> nxge_fill_tx_hdr: mp $%p", mp)); in nxge_fill_tx_hdr()
482 NXGE_DEBUG_MSG((NULL, TX_CTL, in nxge_fill_tx_hdr()
497 NXGE_DEBUG_MSG((NULL, TX_CTL, "==> nxge_fill_tx_hdr: " in nxge_fill_tx_hdr()
517 NXGE_DEBUG_MSG((NULL, TX_CTL, "==> : nxge_fill_tx_hdr: (value 0x%llx) " in nxge_fill_tx_hdr()
523 NXGE_DEBUG_MSG((NULL, TX_CTL, "==> nxge_tx_pkt_hdr_init: LLC " in nxge_fill_tx_hdr()
529 NXGE_DEBUG_MSG((NULL, TX_CTL, in nxge_fill_tx_hdr()
542 NXGE_DEBUG_MSG((NULL, TX_CTL, "==> nxge_tx_pkt_hdr_init: VLAN " in nxge_fill_tx_hdr()
594 NXGE_DEBUG_MSG((NULL, TX_CTL, "==> nxge_fill_tx_hdr: IPv4 " in nxge_fill_tx_hdr()
[all …]
H A Dnxge_txc.c48 NXGE_DEBUG_MSG((nxgep, TX_CTL, "==> nxge_txc_init: portn %d", port)); in nxge_txc_init()
71 NXGE_DEBUG_MSG((nxgep, TX_CTL, "<== nxge_txc_init: portn %d", port)); in nxge_txc_init()
92 NXGE_DEBUG_MSG((nxgep, TX_CTL, "==> nxge_txc_uninit: portn %d", port)); in nxge_txc_uninit()
111 NXGE_DEBUG_MSG((nxgep, TX_CTL, "<== nxge_txc_uninit: portn %d", port)); in nxge_txc_uninit()
159 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_txc_tdc_bind()
184 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_txc_tdc_bind()
213 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_txc_tdc_bind()
261 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_txc_tdc_unbind()
286 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_txc_tdc_unbind()
305 NXGE_DEBUG_MSG((nxgep, TX_CTL, "\nTXC dump: func # %d:\n", in nxge_txc_regs_dump()
[all …]
H A Dnxge_fzc.c1260 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_init_hv_fzc_txdma_channel_pages()
1297 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_init_hv_fzc_txdma_channel_pages()
1314 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_init_hv_fzc_txdma_channel_pages()
1334 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_init_hv_fzc_txdma_channel_pages()
1367 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_init_hv_fzc_txdma_channel_pages()
1384 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_init_hv_fzc_txdma_channel_pages()
H A Dnxge_rxdma.c318 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_rxdma_regs_dump_channels()
1224 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_rxdma_hw_mode()
1316 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_fixup_rxdma_rings()
1429 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_rxdma_get_rbr_ring()
1472 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_rxdma_get_rcr_ring()
H A Dnxge_main.c4483 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_m_getcapab()
5695 NXGE_DEBUG_MSG((nxgep, TX_CTL, in nxge_fill_ring()
/titanic_44/usr/src/uts/common/sys/nxge/
H A Dnxge_common_impl.h57 #define TX_CTL 0x0000000000000004ULL macro