Searched refs:PCIEB_CACHE_LINE_SIZE (Results 1 – 2 of 2) sorted by relevance
157 #define PCIEB_CACHE_LINE_SIZE 0x10 /* 64 bytes in # of DWORDs */ macro
1852 PCIEB_CACHE_LINE_SIZE); in pcieb_set_pci_perf_parameters()