Home
last modified time | relevance | path

Searched refs:MISC_REG_LCPLL_E40_RESETB_ANA (Results 1 – 2 of 2) sorted by relevance

/titanic_44/usr/src/uts/common/io/bnxe/577xx/common/
H A Dbnxe_clc.c9426 REG_WR(cb, MISC_REG_LCPLL_E40_RESETB_ANA, 0); in elink_warpcore_hw_reset()
14741 REG_WR(cb, MISC_REG_LCPLL_E40_RESETB_ANA, 1); in elink_warpcore_common_init()
/titanic_44/usr/src/uts/common/io/bnxe/577xx/hsi/hw/include/
H A D57712_reg.h6350 #define MISC_REG_LCPLL_E40_RESETB_ANA macro