Home
last modified time | relevance | path

Searched refs:MDIO_REG_BANK_TX0 (Results 1 – 3 of 3) sorted by relevance

/titanic_44/usr/src/uts/common/io/bnxe/577xx/hsi/hw/include/
H A Dphy_reg.h42 #define MDIO_REG_BANK_TX0 0x8060 macro
H A Dclc_reg.h54 #define MDIO_REG_BANK_TX0 0x8060 macro
/titanic_44/usr/src/uts/common/io/bnxe/577xx/common/
H A Dbnxe_clc.c6485 for (bank = MDIO_REG_BANK_TX0; bank <= MDIO_REG_BANK_TX3; in elink_set_gmii_tx_driver()
6486 bank += (MDIO_REG_BANK_TX1 - MDIO_REG_BANK_TX0)) { in elink_set_gmii_tx_driver()
6565 for (bank = MDIO_REG_BANK_TX0, i = 0; bank <= MDIO_REG_BANK_TX3; in elink_set_preemphasis()
6566 bank += (MDIO_REG_BANK_TX1 - MDIO_REG_BANK_TX0), i++) { in elink_set_preemphasis()