Home
last modified time | relevance | path

Searched refs:DBG_CONT (Results 1 – 15 of 15) sorted by relevance

/titanic_44/usr/src/uts/sun4u/io/pci/
H A Dpci_iommu.c350 DEBUG1(DBG_UNMAP_WIN|DBG_CONT, 0, " %x", dvma_pg); in iommu_unmap_pages()
395 DEBUG1(DBG_UNMAP_WIN|DBG_CONT, dip, " %x", pg_index); in iommu_unmap_window()
398 DEBUG1(DBG_UNMAP_WIN|DBG_CONT, dip, " (context %x)", ctx); in iommu_unmap_window()
403 DEBUG0(DBG_UNMAP_WIN|DBG_CONT, dip, "\n"); in iommu_unmap_window()
512 DEBUG3(DBG_ATTACH | DBG_CONT, dip, "iommu_preserve_tsb: obp info " in iommu_preserve_tsb()
521 DEBUG0(DBG_ATTACH | DBG_CONT, dip, "."); in iommu_preserve_tsb()
526 DEBUG3(DBG_ATTACH | DBG_CONT, dip, in iommu_preserve_tsb()
H A Dpci_debug.c90 if (flag & DBG_CONT) { in pci_debug()
91 flag &= ~DBG_CONT; in pci_debug()
H A Dpci_cb.c76 DEBUG3(DBG_CB|DBG_CONT, NULL, in cb_set_nintr_reg()
118 DEBUG3(DBG_CB|DBG_CONT, NULL, in cb_enable_nintr()
121 DEBUG2(DBG_CB|DBG_CONT, NULL, "\tPA=%016llx data=%016llx\n", pa, reg); in cb_enable_nintr()
H A Dpci_util.c163 DEBUG5(DBG_MAP | DBG_CONT, dip, "\tpci_reloc_reg fr: %x.%x.%x %x.%x\n", in pci_reloc_reg()
172 DEBUG0(DBG_MAP | DBG_CONT, pci_p->pci_dip, in pci_reloc_reg()
201 DEBUG5(DBG_MAP | DBG_CONT, dip, "\tpci_reloc_reg to: %x.%x.%x %x.%x\n", in pci_reloc_reg()
249 DEBUG4(DBG_MAP | DBG_CONT, pci_p->pci_dip, in pci_xlate_reg()
H A Dpci_dma.c77 DEBUG1(DBG_SC|DBG_CONT, dip, " %x", dvma_addr); in pci_sc_pg_inv()
80 DEBUG0(DBG_SC|DBG_CONT, dip, "\n"); in pci_sc_pg_inv()
123 DEBUG3(DBG_SC|DBG_CONT, 0, "flag wait loops=%lu ticks=%lu status=%x\n", in pci_dma_sync_flag_wait()
666 DEBUG1(DBG_DMA_MAP|DBG_CONT, dip, "%x ", pfn); in pci_dma_pgpfn()
668 DEBUG0(DBG_DMA_MAP|DBG_CONT, dip, "\n"); in pci_dma_pgpfn()
679 DEBUG1(DBG_DMA_MAP|DBG_CONT, dip, "%x ", pfn); in pci_dma_pgpfn()
681 DEBUG0(DBG_DMA_MAP|DBG_CONT, dip, "\n"); in pci_dma_pgpfn()
1626 DEBUG4(flag|DBG_CONT, dip, "\tnpages=%x roffset=%x rflags=%x nwin=%x\n", in dump_dma_handle()
1629 DEBUG4(flag|DBG_CONT, dip, "\twinsize=%x tte=%p pfnlst=%p pfn0=%p\n", in dump_dma_handle()
1631 DEBUG4(flag|DBG_CONT, dip, "\twinlst=%x obj=%p attr=%p ckp=%p\n", in dump_dma_handle()
H A Dpci_fdvma.c90 DEBUG2(DBG_FAST_DVMA | DBG_CONT, dip, "cookie: %x+%x\n", in pci_fdvma_load()
H A Dpci.c503 DEBUG1(DBG_MAP | DBG_CONT, dip, " r#=%x", r_no); in pci_map()
519 DEBUG0(DBG_MAP | DBG_CONT, dip, "\n"); in pci_map()
H A Dpcipsy.c1106 DEBUG2(DBG_ATTACH|DBG_CONT, iommu_p->iommu_pci_p->pci_dip, in pci_iommu_config()
1109 DEBUG2(DBG_ATTACH|DBG_CONT, iommu_p->iommu_pci_p->pci_dip, in pci_iommu_config()
H A Dpcisch.c3038 DEBUG2(DBG_ATTACH|DBG_CONT, iommu_p->iommu_pci_p->pci_dip, in pci_iommu_config()
3041 DEBUG4(DBG_ATTACH|DBG_CONT, iommu_p->iommu_pci_p->pci_dip, in pci_iommu_config()
/titanic_44/usr/src/uts/sun4/io/px/
H A Dpx_debug.h110 #define DBG_CONT (1 << DBG_BITS) macro
111 #define DBG_MASK (DBG_CONT - 1)
H A Dpx_util.c151 DBG(DBG_MAP | DBG_CONT, dip, "\tpx_reloc_reg fr: %x.%x.%x %x.%x\n", in px_reloc_reg()
166 DBG(DBG_MAP | DBG_CONT, dip, "bad bus# (%x)\n", bus); in px_reloc_reg()
175 DBG(DBG_MAP | DBG_CONT, dip, "%s%d: assigned-addresses %d\n", in px_reloc_reg()
201 DBG(DBG_MAP | DBG_CONT, dip, "\tpx_reloc_reg to: %x.%x.%x %x.%x <%d>\n", in px_reloc_reg()
253 DBG(DBG_MAP | DBG_CONT, px_p->px_dip, in px_xlate_reg()
H A Dpx_dma.c485 DBG(DBG_DMA_MAP|DBG_CONT, dip, "%x ", pfn); in px_dma_pgpfn()
487 DBG(DBG_DMA_MAP|DBG_CONT, dip, "\n"); in px_dma_pgpfn()
497 DBG(DBG_DMA_MAP|DBG_CONT, dip, "%x ", pfn); in px_dma_pgpfn()
499 DBG(DBG_DMA_MAP|DBG_CONT, dip, "\n"); in px_dma_pgpfn()
1386 DBG(flag|DBG_CONT, dip, "\tnpages=%x roffset=%x rflags=%x nwin=%x\n", in px_dump_dma_handle()
1389 DBG(flag|DBG_CONT, dip, "\twinsize=%x tte=%p pfnlst=%p pfn0=%p\n", in px_dump_dma_handle()
1391 DBG(flag|DBG_CONT, dip, "\twinlst=%x obj=%p attr=%p ckp=%p\n", in px_dump_dma_handle()
H A Dpx_fdvma.c84 DBG(DBG_FAST_DVMA | DBG_CONT, dip, "cookie: %x+%x\n", in px_fdvma_load()
H A Dpx.c749 DBG(DBG_MAP | DBG_CONT, dip, " r#=%x", r_no); in px_map()
765 DBG(DBG_MAP | DBG_CONT, dip, "\n"); in px_map()
/titanic_44/usr/src/uts/sun4u/sys/pci/
H A Dpci_debug.h80 #define DBG_CONT (0x100ull << 32) macro