Home
last modified time | relevance | path

Searched refs:CP_PACKET0 (Results 1 – 3 of 3) sorted by relevance

/titanic_44/usr/src/uts/intel/io/drm/
H A Dradeon_drv.h1029 #define CP_PACKET0(reg, n) \ macro
1045 OUT_RING(CP_PACKET0(RADEON_WAIT_UNTIL, 0)); \
1051 OUT_RING(CP_PACKET0(RADEON_WAIT_UNTIL, 0)); \
1057 OUT_RING(CP_PACKET0(RADEON_WAIT_UNTIL, 0)); \
1064 OUT_RING(CP_PACKET0(RADEON_WAIT_UNTIL, 0)); \
1069 OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0)); \
1074 OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0)); \
1079 OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0)); \
1084 OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0)); \
1115 OUT_RING(CP_PACKET0(RADEON_LAST_DISPATCH_REG, 0)); \
[all …]
H A Dradeon_state.c452 OUT_RING(CP_PACKET0(RADEON_RE_TOP_LEFT, 0)); in radeon_emit_clip_rect()
454 OUT_RING(CP_PACKET0(RADEON_RE_WIDTH_HEIGHT, 0)); in radeon_emit_clip_rect()
481 OUT_RING(CP_PACKET0(RADEON_PP_MISC, 6)); in radeon_emit_state()
489 OUT_RING(CP_PACKET0(RADEON_PP_CNTL, 2)); in radeon_emit_state()
493 OUT_RING(CP_PACKET0(RADEON_RB3D_COLORPITCH, 0)); in radeon_emit_state()
500 OUT_RING(CP_PACKET0(RADEON_SE_COORD_FMT, 0)); in radeon_emit_state()
507 OUT_RING(CP_PACKET0(RADEON_RE_LINE_PATTERN, 1)); in radeon_emit_state()
510 OUT_RING(CP_PACKET0(RADEON_SE_LINE_WIDTH, 0)); in radeon_emit_state()
517 OUT_RING(CP_PACKET0(RADEON_PP_LUM_MATRIX, 0)); in radeon_emit_state()
519 OUT_RING(CP_PACKET0(RADEON_PP_ROT_MATRIX_0, 1)); in radeon_emit_state()
[all …]
H A Dr300_cmdbuf.c80 OUT_RING(CP_PACKET0(R300_RE_CLIPRECT_TL_0, nr * 2 - 1)); in r300_emit_cliprects()
116 OUT_RING(CP_PACKET0(R300_RE_SCISSORS_TL, 1)); in r300_emit_cliprects()
297 OUT_RING(CP_PACKET0(reg, sz - 1)); in r300_emit_carefully_checked_packet0()
347 OUT_RING(CP_PACKET0(reg, sz - 1)); in r300_emit_packet0()
718 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); in r300_pacify()
720 OUT_RING(CP_PACKET0(0x4f18, 0)); in r300_pacify()
797 OUT_RING(CP_PACKET0(RADEON_SCRATCH_REG0 + header.scratch.reg * 4, 0)); in r300_scratch()
939 OUT_RING(CP_PACKET0(RADEON_WAIT_UNTIL, 0)); in r300_do_cp_cmdbuf()