/titanic_41/usr/src/cmd/sgs/gprof/common/ |
H A D | sparc.h | 57 #define RS2(x) (((union instruct *) (x))->f_3c.rs2) 100 rs2:5; member 118 rs2:5; member 134 rs2:5; member
|
/titanic_41/usr/src/lib/libdisasm/common/ |
H A D | dis_sparc_fmt.c | 192 uint32_t rs2:5; member 196 uint32_t rs2:5; member 313 uint32_t rs2:5; member 317 uint32_t rs2:5; member 366 uint32_t rs2:5; member 370 uint32_t rs2:5; member 418 uint32_t rs2:5; member 422 uint32_t rs2:5; member 443 uint32_t rs2:5; member 447 uint32_t rs2:5; member [all …]
|
/titanic_41/usr/src/uts/sparc/dtrace/ |
H A D | fbt.c | 172 #define FBT_FMT3_RS2_SET(val, rs2) \ argument 173 (val) = ((val) & ~FBT_FMT3_RS2_MASK) | ((rs2) << FBT_FMT3_RS2_SHIFT) 227 #define FBT_ADD(rs1, rs2, rd) \ argument 229 ((rs2) << FBT_FMT3_RS2_SHIFT) | ((rd) << FBT_FMT3_RD_SHIFT)) 231 #define FBT_CMP(rs1, rs2) \ argument 233 ((rs2) << FBT_FMT3_RS2_SHIFT) | (FBT_REG_G0 << FBT_FMT3_RD_SHIFT)) 253 #define FBT_RESTORE(rd, rs1, rs2) \ argument 255 ((rd) << FBT_FMT3_RD_SHIFT) | ((rs2) << FBT_FMT3_RS2_SHIFT)) 739 uint32_t rs2 = FBT_FMT3_RS2(cti); in fbt_patch_return() local 740 FBT_REG_MARKLOCAL(locals, rs2); in fbt_patch_return() [all …]
|
H A D | fasttrap_isa.c | 914 uint_t rs2 = RS2(tp->ftt_instr); in fasttrap_pid_probe() local 917 fasttrap_getreg(rp, rs2); in fasttrap_pid_probe()
|
/titanic_41/usr/src/lib/libm/common/m9x/ |
H A D | __fex_sparc.c | 96 unsigned instr, opf, rs1, rs2; in __fex_get_invalid_type() local 103 rs2 = instr & 0x1f; in __fex_get_invalid_type() 109 t2 = fp_classf(*(float*)FPreg(rs2)); in __fex_get_invalid_type() 114 t2 = fp_class(*(double*)FPREG(rs2)); in __fex_get_invalid_type() 119 t2 = my_fp_classl((long double*)FPREG(rs2)); in __fex_get_invalid_type() 190 unsigned instr, opf, rs1, rs2; in __fex_get_op() local 197 rs2 = instr & 0x1f; in __fex_get_op() 205 info->op2.val.i = *(int*)FPreg(rs2); in __fex_get_op() 209 info->op2.val.l = *(long long*)FPREG(rs2); in __fex_get_op() 216 info->op2.val.f = *(float*)FPreg(rs2); in __fex_get_op() [all …]
|
/titanic_41/usr/src/uts/sparc/v9/os/ |
H A D | simulator.c | 78 uint_t rd, rs1, rs2; in do_unaligned() local 99 rs2 = inst & 0x1f; in do_unaligned() 218 rd, op3, rs1, rs2, (inst & 0x1fff)); in do_unaligned() 236 if (getreg(rp, rs2, &val, badaddr)) in do_unaligned() 564 uint_t rd, rs1, rs2; in simulate_lddstd() local 583 rs2 = inst & 0x1f; in simulate_lddstd() 641 if (getreg(rp, rs2, &val, badaddr)) in simulate_lddstd() 720 uint_t rd, rs2, rs1; in simulate_popc() local 726 rs2 = inst & 0x1f; in simulate_popc() 745 if (getreg(rp, rs2, &val, badaddr)) in simulate_popc() [all …]
|
/titanic_41/usr/src/uts/sparc/v9/fpu/ |
H A D | v9instr.c | 81 ftt = read_iureg(pfpsd, pinst.rs2, pregs, prw, &tea); in fldst() 239 nrs2 = inst.rs2; in fmovcc_fcc() 352 nrs2 = inst.rs2; in fmovcc_icc() 453 nrs2 = inst.rs2; in fmovr() 572 nrs2 = pinst.rs2; in movcc()
|
/titanic_41/usr/src/uts/sun4/os/ |
H A D | visinstr.c | 97 nrs2 = pinst.rs2; in vis_fpu_simulator() 386 nrs2 = inst.rs2; in vis_edge() 562 nrs2 = inst.rs2; in vis_array() 626 nrs2 = inst.rs2; in vis_alignaddr() 673 nrs2 = inst.rs2; in vis_bmask() 715 nrs2 = inst.rs2; in vis_fpaddsub() 811 nrs2 = inst.rs2; in vis_fcmp() 925 nrs2 = inst.rs2; in vis_fmul() 1078 nrs2 = inst.rs2; in vis_fpixel() 1202 nrs2 = pinst.rs2; in vis_pdist() [all …]
|
/titanic_41/usr/src/cmd/mdb/sparc/v9/kmdb/ |
H A D | kmdb_v9asmutil.s | 39 cas(uintptr_t *rs1, uintptr_t rs2, uintptr_t rd)
|
/titanic_41/usr/src/cmd/mdb/sparc/kmdb/ |
H A D | kaif.c | 614 kreg_t rs1, rs2, val; in kaif_step() local 623 rs2 = imm; in kaif_step() 626 regno2name(RS2(instr)), &rs2); in kaif_step() 629 val = rs1 ^ rs2; in kaif_step()
|
/titanic_41/usr/src/uts/sparc/v9/sys/ |
H A D | vis_simulator.h | 47 unsigned int rs2 : 5; /* Second operand. */ member
|
/titanic_41/usr/src/cmd/mdb/intel/amd64/kmdb/ |
H A D | kmdb_asmutil.s | 38 cas(uintptr_t *rs1, uintptr_t rs2, uintptr_t rd)
|
/titanic_41/usr/src/uts/sparc/sys/fpu/ |
H A D | fpu_simulator.h | 219 uint32_t rs2 : 5; /* Second operand. */ member 238 uint32_t rs2 : 5; /* Second operand. */ member
|
/titanic_41/usr/src/cmd/mdb/intel/ia32/kmdb/ |
H A D | kmdb_asmutil.s | 38 cas(uintptr_t *rs1, uintptr_t rs2, uintptr_t rd)
|
/titanic_41/usr/src/uts/sparc/fpu/ |
H A D | fpu_simulator.c | 182 nrs2 = inst.rs2; in _fp_fpu_simulator() 199 nrs2 = fma_inst->rs2; in _fp_fpu_simulator()
|
/titanic_41/usr/src/cmd/terminfo/ |
H A D | terminfo.src | 712 rmul=\EzH, rs2=\Ev\Eq\Ez_\Ee\Ei\Eb?\Ec0, sgr0=\Ez_, 719 is2=\Ev\Eq\Ee\Eb1\Ec0, rs2=\Ev\Eq\Ee\Eb1\Ec0, 738 rs2=\Ev\Eq\Ee, sc=\Ej, sgr0=\Eq, smso=\Ep, 1463 rs2=\E>\E[?3l\E[?4l\E[?5l\E[?7h\E[?8h, sc=\E7, 1642 rs2=\E>\E[?3l\E[?4l\E[?5l\E[?7h\E[?8h, 1779 rmul=\E[m$<2>, rs2=\E>\E[?3l\E[?4l\E[?5l\E[?7h\E[?8h, 1873 rmso=\E[m, rs2=\E[x\E[m\Ec, sc=\E7, setb=\E[4%p1%dm, 1929 ri=\E[T, rin=\E[%p1%dT, rmso=\E[m, rs2=\E[x\E[m\Ec, sc=\E7, 2127 # The vt100 uses <rs2> and <rf> rather than <is2>/<tbc>/<hts> because the 2288 rs2=\E>\E[?3l\E[?4l\E[?5l\E[?7h\E[?8h, sc=\E7, [all …]
|
H A D | termcap.src | 1873 # The vt100 uses <rs2> and <rf> rather than :is:/:ct:/:st: because the 2786 # corrected typos in rs2 string - TD 7880 # <rs2> -> set number of columns 8080 # <rs2> -> set number of columns 8546 # rs2 -> set number of columns 11139 #------- rs2= 15068 # The vt100 uses :rs2: and :rf: rather than :is2:/:tbc:/:hts: because the tab 19634 # * update xterm-xfree86 to current (patch 84), for is2/rs2 changes - TD 19747 # * change OTrs capabilities to rs2 -TD 19790 # * change cons25w to use rs2 for reset rather than rs1 -TD [all …]
|
/titanic_41/usr/src/lib/libcurses/screen/ |
H A D | caps | 259 reset_2string, "rs2" "r2" Reset terminal completely to sane modes.
|
/titanic_41/usr/src/lib/libxcurses/src/libc/xcurses/ |
H A D | caps | 264 reset_2string rs2 r2 str Reset terminal completely to sane modes.
|
/titanic_41/usr/src/lib/libxcurses2/src/libc/xcurses/ |
H A D | caps | 264 reset_2string rs2 r2 str Reset terminal completely to sane modes.
|
/titanic_41/usr/src/uts/sun4v/ml/ |
H A D | trap_table.s | 1741 * based upon the rs2 and rd values.
|
/titanic_41/usr/src/uts/sun4u/ml/ |
H A D | trap_table.s | 1968 * based upon the rs2 and rd values.
|